

# DS26502DK T1/E1/J1/64KCC Bits Element Design Kit

## www.maxim-ic.com

## **GENERAL DESCRIPTION**

The DS26502DK is an easy-to-use evaluation board for the DS26502 T1/E1/J1/64KCC BITS element. The DS26502DK is intended to be used as a standalone design kit. The board is complete with a DS26502 BITS element, transformers, termination resistors, FPGA-based configuration switches, and network connectors. Dallas' ChipView software gives point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal and interrupt status as well as multiple clock and signal routing configurations.

Windows is a registered trademark of Microsoft Corp.

## **DEMO KIT CONTENTS**

DS26502DK Design Kit CD ROM Including:


- ChipView Software
- DS26502DK Data Sheet
- DS26502 Data Sheet
- DS26502 Errata Sheet (if applicable)

## ORDERING INFORMATION

PART	DESCRIPTION
DS26502DK	Stand-Alone Design Kit for DS26502

## **FEATURES**

- Expedites New Designs by Eliminating First-Pass Prototyping
- Demonstrates Key Functions of DS26502 BITS Element
- Includes DS26502 BITS Element, Transformers, BNC, and RJ48 Network Connectors and Termination Passives
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120 $\Omega$  E1 and 100 $\Omega$  T1
- Interface Directly to IBM-Compatible Computers
- High-Level Software Provides Visual Access to Registers
- ChipView Software Provides Point-and-Click Access to the DS26502 Register Set
- Software Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- All Equipment-Side Framer Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-Of-Signal and Interrupt Status as well as Indications for Multiple Clock and Signal Routing Configurations
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs




1 of 30 REV: 030705

## **COMPONENT LIST**

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1, C23, C51, C53	4	10μF 20%, 10V ceramic capacitors (1206)	Panasonic	ECJ-3YB1A106M
C2-C4, C6-C9, C11, C12, C14, C15, C17, C18, C20, C21, C25-C30, C32, C33, C35, C36, C38, C45-C50, C52, C54, C55, C57-C60, C62, C63, C68		1μF 10%, 16V ceramic capacitors (1206)	Panasonic	ECJ-3YB1C105K
C5, C10, C22, C24, C31, C34, C37, C39–C41, C43, C65–C67, C69, C70	16	0.1μF 20%, 16V X7R ceramic capacitors (0603)	AVX	0603YC104MAT
C13, C19, C42, C44, C64	5	10μF 20%, 16V tantalum capacitors (B case)	Panasonic	ECS-T1CX106R
C16, C56, C61	3	68μF 20%, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
D1	1	1A 50V general-purpose silicon diode	General Semiconductor	1N4001
DS1, DS2, DS6-DS9	6	LED, RED, SMD	Panasonic	LN1251C
DS3	1	LED, GREEN, SMD	Panasonic	LN1351C
DS4	1	LED, AMBER, SMD	Panasonic	LN1451C
DS5	1	LED, GREEN, SMD (Not populated)	Panasonic	LN1351C
DS10	1	LED red/green, 5mm red/green right-angle PCMT	Digi-Key	350-1055-ND
J1	1	ocket, banana plug, horizontal, black  Mouser Electronics		164-6218
J2	1	Socket, banana plug, horizontal, red	Mouser Electronics	164-6219
J3, J6–J8	4	Terminal strip, 16-pin, dual row, vertical	Samtec	TSW-108-07-T-D
J4	1	DB9 right-angle, long case connector	AMP	747459-1
J5	1	L_CONNECTOR BNC 75Ω vertical 5-pin	Cambridge	CP-BNCPC-004
J9	1	L_RJ48 8-pin,single-port connector	MOLEX	15-43-8588
J10, J11	2	BNC connectors, 75Ω right-angle 5-pin	Kruvand	UCBJR220
J12, J13	2	L_CONN, Bantam jack, right-angle	Switchcraft	RTT34B02
JP1, JP3–JP8	7	100-mil, 2 position jumper	labstock	
JP2	1	14-pin header, remove 'missing pin'	labstock	
L1	1	Inductor, 22.0μH 2-pin SMT 20%	Coiltronics	UP1B-220
NP1, NP2	2	10pF 5%, 50V tall case ceramic capacitors (1206) Do not populate	Phycomp	1206CG100J9B200
R1, R8–R11	5	0Ω 5%, 1/8W resistors (1206)	Panasonic	ERJ-8GEYJ0R00V
R2, R13, R23, R27, R43, R47, R67–R70	10	330Ω 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ331V

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R3, R18–R20, R22, R25, R26, R28–R31, R33–R42, R44–R46, R49, R50, R53, R56, R59, R61, R62, R65, R72	33	10kΩ 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ103V
R4, R5, R48, R51, R54, R55, R57, R58	8	30Ω 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ300V
R6, R7	2	61.9Ω 1%, 1/8W resistors (1206)	Panasonic	ERJ-8ENF61R9V
R12	1	51Ω 5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ510V
R14-R17, R21, R24, R63, R64, R66, R71	10	1.0kΩ 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ102V
R32	1	1.0kΩ 5%, 1/10W resistor (0805)	Panasonic	ERJ-6GEYJ102V
R52	1	51.1Ω 1%, 1/10W resistor (0805)	Panasonic	ERJ-6ENF51R1V
R60	1	1.0MΩ 5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ105V
SW1, SW3	2	Switch MOM 4-pin single pole	Panasonic	EVQPAE04M
SW2	1	Switch 8-position, 16-pin DIP, low profile	AMP	435668-7
T1	1	XFMR 16P SMT	Pulse	TX1099
TP1, TP2	2	Testpoint, 1 plate thru-hole	NA	NA
TP3-TP10	8	Testpoint, 1 plated hole DO NOT STUFF	NA	NA
U1	1	32-bit microcontroller (lab stock)  Avnet		MMC2107CFCV33
U3, U6	2	SRAM 5V, 1Mb SO (in lab stock)	Cypress	CY62128V
U4	1	Xilinx Spartan 2.5V FPGA, 20mm x 20mm 144-pin TQFP	Xilinx	XC2S50-5TQ144C
U5	1	8-Pin μMAX/SO 2.5V or Adj	Maxim	MAX1792EUA25
U7	1	64-pin LQFP T1/E1/J1 BITS element (0°C to +70°C)	Dallas Semiconductor	DS26502L
U8, U9, U13	3	High-speed inverter	Fairchild	NC7SZ86
U10	1	High-speed buffer	Fairchild	NC7SZ86
U11	1	Dual RS-232 transceivers with 3.3V/5V internal capacitors	Maxim	MAX3233E
U12	1	1Mb flash-based config mem	Xilinx	XCF01SV020C
U14	1	8-pin SO step-up DC-DC converter 0.5A limit	Maxim	MAX1675EUA
X1	1	Low-profile 8.0MHz crystal	PEI	EC1-8.000M
Y1	1	Oscillator, crystal clock, 3.3V, 6.312MHz	SaRonix	NTH069A3-6.312
Y2	1	Oscillator, crystal clock, 3.3V, 2.048MHz	SaRonix NTH039A3-2.048	
Y3	1	Oscillator, crystal clock, 3.3V, 1.544MHz	SaRonix	NTH039A3-1.5440

## **BOARD FLOORPLAN**



## **ERRATA**

- RCLK did not get connected to FPGA. A jumper wire has been run from RCLK to TP10 to provide the connection.
- Silkscreen for J3.4 is incorrect. Silkscreen reads "JTDIMMC2017" and should read "JTDOMMC2107."

## **ADDITIONS**

The following signals have been connected to Testpoints via the FPGA:

- TP6 is driven with data present at the TS\_8K\_4 pin of the DS26502
- TP7 is driven with the 400Hz signal mentioned in the TS\_8Ksrc register (page 16).
- TP8 is driven with the 8KHz signal mentioned in the TS\_8Ksrc register (page 16).

## **BASIC OPERATION**

This design kit relies upon several supporting files, which are available for downloading on our website at <a href="https://www.maxim-ic.com/telecom">www.maxim-ic.com/telecom</a>. See the DS26502DK QuickView data sheet for these files.

## Hardware Configuration

- Supply 3.3V to the banana-plug receptacles marked GND and VCC\_3.3V.
- DIP switches are unused and can be in either the ON or OFF position with exception for the Flash programming switch, which should be OFF.
- From the Programs menu, launch the host application named ChipView.exe. Run the ChipView application. If
  the default installation options were used, click the Start button on the Windows toolbar and select Programs →
  ChipView → ChipView.

#### General

• Upon power-up the RLOS and RLOF LEDs (red) will be lit, the INT LED (red) will not be lit, and Status LED (DS10 red/green bicolor) will be green.

## Quick Setup (Register View)

- The PC will load ChipView offering a choice among DEMO MODE, REGISTER VIEW, and TERMINAL MODE.
   Select Register View.
- The program will then request a definition file. Select DS26502DC\_FPGA.def. Through the 'links' section, this will also load DS26502.def.
- The Register View Screen will appear, showing the register names, acronyms, and values for the DS26502.
- Predefined Register settings for several functions are available as initialization files.
  - ini files are loaded by selecting the menu  $\underline{F}ile \rightarrow \underline{R}eg$  ini  $File \rightarrow \underline{L}oad$  ini File.
  - Load the ini file "CompositeClock.ini."
  - Load the ini file "DS26502FPGA\_2048Clks.ini," which sets the DS26502 in Intel nonmultiplexed mode with MCLK driven at 2.048MHz.
  - After loading the ini files the following may be observed:
    - The RLOS and RLOF LEDs extinguishes upon external loopback.
    - The part begins operating in composite clock mode.

#### Miscellaneous

- Clock frequencies and certain pin bias levels are provided by a register-mapped FPGA.
- The definition file for this FPGA is named DS26502DC\_FPGA.def. The FPGA register definitions are located on page 6. A drop-down menu on the top of the screen allows for switching between definition files.
- All files referenced above are available for download as described in the section marked "BASIC OPERATION."

## **ADDRESS MAP**

Device address space (DS26502 and FPGA) begins at 0x81000000.

All offsets given below are relative to the beginning of the device address space (shown above).

**Table 1. Device Address Map** 

OFFSET	DEVICE	DESCRIPTION
0x0000		
to	FPGA	Board identification and clock/signal routing
0x0030		
0x8000	DS26502 T1/E1/J1	
to	BITS element	DS26502 T1/E1/J1 BITS element
0x80ff	BITS element	

Registers in the FPGA may be easily modified using the ChipView host-based user interface software along with the definition file named "DS26502DC\_FPGA.def".

## **FPGA Register Map**

**Table 2. FPGA Register Map** 

OFFSET	REGISTER NAME	TYPE	DESCRIPTION			
0x0000	BID	Read only	BOARD ID			
0x0001	Unused	—	_			
0x0002	XBIDH	Read only	HIGH NIBBLE EXTENDED BOARD ID			
0x0003	XBIDM	Read only	MIDDLE NIBBLE EXTENDED BOARD ID			
0x0004	XBIDL	Read only	LOW NIBBLE EXTENDED BOARD ID			
0x0005	BREV	Read only	BOARD FAB REVISION			
0x0006	AREV	Read only	BOARD ASSEMBLY REVISION			
0x0007	PREV	Read only	PLD REVISION			
0x0007	BUSMO	Read only	BUS MODE INFORMATION			
0x09-0x10	Unused		_			
0x0011	LEVEL1	Control	DS26502 pin settings (THZE, BTS–HBE, BIS1, BIS0)			
0x0012	LEVEL2	Control	DS26502 pin settings (RMODE3, RMODE2, RMODE1, RMODE0)			
0x0013	LEVEL3	Control	DS26502 pin settings (RSM, RITD)			
0x0014	LEVEL4	Control	DS26502 pin settings (TSM, TITD)			
0x0015	LEVEL5	Control	DS26502 pin settings (TCSS1, TCSS0)			
0x0016	LEVEL6	Control	DS26502 pin settings (TMODE3, TMODE2, TMODE1, TMODE0)			
0x0017	LEVEL7	Control	DS26502 pin settings (L2, L1, L0)			
0x0018	LEVEL8	Control	DS26502 pin settings (TAIS, RLB)			
0x0019	LEVEL9	Control	DS26502 pin settings (MPS1, MPSO)			
0x001A	LEVEL10	Control	DS26502 pin settings (JAMUX, E1TS)			
0x001B	Unused	_	_			
0x001C	TSERsrc	Control	DS26502 TSER source selection			
0x001D	MCLKsrc	Control	DS26502 MCLK source selection			
0x001E	TCLK	Control	DS26502 TCLK source selection			
0x001F	TS_8K	Control	DS26502 TS_8K source selection			
0x0020	Unused	_				
0x0021	Unused		—			

## FPGA ID Registers

BID: BOARD ID (Offset = 0x0000)

BID is read only with a value of 0xD.

XBIDH: HIGH NIBBLE EXTENDED BOARD ID (Offset = 0x0002)

XBIDH is read only with a value of 0x0.

XBIDM: MIDDLE NIBBLE EXTENDED BOARD ID (Offset = 0x0003)

XBIDM is read only with a value of 0x1.

XBIDL: LOW NIBBLE EXTENDED BOARD ID (Offset = 0x0004)

XBIDL is read only with a value of 0x6.

BREV: BOARD FAB REVISION (Offset = 0x0005).

BREV is read only and displays the current fab revision.

AREV: BOARD ASSEMBLY REVISION (Offset = 0x0006)

AREV is read only and displays the current assembly revision.

PREV: PLD REVISION (Offset = 0x0007)

PREV is read only and displays the current PLD firmware revision.

## FPGA Status Registers

Register Name: BUSMO

Register Description: DS26502 Bus Mode

Register Offset: 0x0011

Bit #	7	6	5	4	3	2	1	0
Name	LevCPOL	LevCPHA	HW	SPI	INMUX	IMUX	MNMUX	MMUX
Default	_	_						_

The FPGA derives values in the BUSMO register from the levels present at the DS26502 pins.

**Bit 7: LevCPOL.** When set the DS26502 CPOL pin is high. Note: This pin is called A3/CPOL/L1 in parallel/serial/hardware modes.

**Bit 6: LevCPHA.** When set the DS26502 CPHA pin is high. Note: This pin is called A2/CPHA/L0 in parallel/serial/hardware modes.

Bit 5: HW. When set the DS26502 is in hardware mode.

Bit 4: SPI. When set the DS26502 is in SPI (3-wire) mode.

Bit 3: INMUX. When set the DS26502 is in Intel nonmultiplexed mode.

**Bit 2: IMUX.** When set the DS26502 is in Intel multiplexed mode.

Bit 1: MNMUX. When set the DS26502 is in Motorola nonmultiplexed mode.

**Bit 0: MMUX.** When set the DS26502 is in Motorola multiplexed mode.

## **FPGA Control Registers**

The FPGA register set consists of two types of registers: level setting and clock multiplexing. There are 10 registers for tri-state and level-control setting when in hardware mode. The level-setting registers are only valid when the DS26502 is in hardware mode (BIS1:0 = 11). When in nonhardware mode, the FPGA pins affected by the level registers are automatically either tri-stated, or assume an alternate function (e.g., they function as address databus pins or SPI pins). Exceptions are given with the register descriptions.

Register Name: LEVEL1

Register Description: DS26502 Pin Settings (THZE, BTS, BIS1, BIS0)

Register Offset: 0x0011

Bit #	7	6	5	4	3	2	1	0
Name	THZEtri	THZE_Lev	BTStri	BTS_Lev	BIS1tri	BIS1_Lev	BIS0tri	BIS0_Lev
Default	0	0	0	0	0	0	0	1

Note: This register is only valid in ALL modes (many of the level registers are only valid in hardware mode).

## Bits 7 and 6: DS26502 THZE Tri-State and Level (THZEtri and THZE\_Lev)

00 = FPGA drives THZE with 3.3V 01 = FPGA drives THZE with 0V 1x = FPGA tri-states THZE pin

#### Bit 5 and 4: DS26502 BTS Tri-State and Level (BTStri and BTS Lev)

00 = FPGA drives BTS with 3.3V

01 = FPGA drives BTS with 0.0V

1x = FPGA tri-states BTS pin

#### Bits 3 and 2: DS26502 BIS1 Tri-State and Level (BIS1tri and BIS1 Lev)

00 = FPGA drives BIS1 with 3.3V

01 = FPGA drives BIS1 with 0.0V

1x = FPGA tri-states BIS1 pin

## Bits 1 and 0: DS26502 BIS0 Tri-State and Level (BIS0tri and BIS0\_Lev)

00 = FPGA drives BIS0 with 3.3V

01 = FPGA drives BIS0 with 0.0V

1x = FPGA tri-states BIS0 pin

Register Description: DS26502 Pin Settings (RMODE3, RMODE2, RMODE1, RMODE0)

Register Offset: 0x0012

Bit # Name

Default

7	6	5	4	3	2	1	0
RMODE3	RMODE3	RMODE2	RMODE2	RMODE1	RMODE1	RMODE0	RMODE0
tri	_Lev	tri	_Lev	tri	_Lev	tri	_Lev
0	0	0	0	0	0	0	0

Note: This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

#### Bits 7 and 6: DS26502 RMODE3 Tri-State and Level (RMODE3tri and RMODE3\_Lev)

00 = FPGA drives RMODE3 with 3.3V 01 = FPGA drives RMODE3 with 0.0V 1x = FPGA tri-states RMODE3 pin

#### Bits 5 and 4: DS26502 RMODE2 Tri-State and Level (RMODE2tri and RMODE2 Lev)

00 = FPGA drives RMODE2 with 3.3V 01 = FPGA drives RMODE2 with 0.0V

1x = FPGA tri-states RMODE2 pin

## Bits 3 and 2: DS26502 RMODE1 Tri-State and Level (RMODE1tri and RMODE1\_Lev)

00 = FPGA drives with RMODE1 3.3V 01 = FPGA drives with RMODE1 0.0V 1x = FPGA tri-states RMODE1 pin

## Bits 1 and 0: DS26502 RMODE0 Tri-State and Level (RMODE0tri and RMODE0\_Lev)

00 = FPGA drives RMODE0 with 3.3V 01 = FPGA drives RMODE0with 0.0V 1x = FPGA tri-states RMODE0 pin

Register Name: **LEVEL3** 

Register Description: DS26502 Pin Settings (RSM, RITD)

Register Offset: 0x0013

Bit # Name Default

7	6	5	4	3	2	1	0
_	_	RSMtri	RSM _Lev	_	_	RITDtri	RITD_Lev
0	0	0	0	0	0	0	0

**Note:** This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

#### Bits 5 and 4: DS26502 RSM Tri-State and Level (RSMtri and RSM \_Lev)

00 = FPGA drives RSM with 3.3V 01 = FPGA drives RSM with 0.0V 1x = FPGA tri-states RSM pin

## Bits 1 and 0: DS26502 RITD Tri-State and Level (RITDtri and RITD\_Lev)

00 = FPGA drives RITD with 3.3V 01 = FPGA drives RITD with 0.0V 1x = FPGA Tristates RITD pin

Register Description: DS26502 Pin Settings (TSM, TITD)

Register Offset: 0x0014

Bit #	7	6	5	4	3	2	1	0
Name	_		TSMtri	TSM_Lev	_	_	TITDtri	TITD_Lev
Default	0	0	0	0	0	0	0	0

Note: This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

## Bits 5 and 4: DS26502 TSM Tri-State and Level (TSMtri and TSM\_Lev)

00 = FPGA drives TSM with 3.3V 01 = FPGA drives TSM with 0.0V 1x = FPGA tri-states TSM pin

## Bits 1 and 0: DS26502 TITD Tri-State and Level (TITDtri and TITD\_Lev)

00 = FPGA drives TITD with 3.3V 01 = FPGA drives TITD with 0.0V 1x = FPGA tri-states TITD pin

Register Name: **LEVEL5** 

Register Description: DS26502 Pin Settings (TCSS1, TCSS0)

Register Offset: 0x0015

Bit #	7	6	5	4	3	2	1	0
Name		_	TCSS1tri	TCSS1_Lev	_	_	TCSS0tri	TCSS0_Lev
Default	0	0	0	0	0	0	0	0

Note: This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

## Bits 5 and 4: DS26502 TCSS1 Tri-State and Level (TCSS1tri and TCSS1\_Lev)

00 = FPGA drives TCSS1 with 3.3V 01 = FPGA drives TCSS1 with 0.0V 1x = FPGA tri-states TCSS1 pin

## Bits 1 and 0: DS26502 TCSS0 Tri-State and Level (TCSS0tri and TCSS0\_Lev)

00 = FPGA drives TCSS0 with 3.3V 01 = FPGA drives TCSS0with 0.0V 1x = FPGA tri-states TCSS0 pin

Register Description: DS26502 Pin Settings (TMODE3, TMODE2, TMODE1, TMODE0)

Register Offset: 0x0016

Bit # Name

Default

_	7	6	5	4	3	2	1	0
	TMODE3	TMODE3	TMODE2	TMODE2	TMODE1	TMODE1	TMODE0	TMODE0
	tri	_Lev	tri	_Lev	tri	_Lev	tri	_Lev
	0	0	0	0	0	0	0	0

Note: This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

## Bits 7 and 6: DS26502 TMODE3 Tri-State and Level (TMODE3tri and TMODE3\_Lev)

00 = FPGA drives TMODE3 with 3.3V

01 = FPGA drives TMODE3 with 0.0V

1x = FPGA tri-states TMODE3 pin

## Bits 5 and 4: DS26502 TMODE2 Tri-State and Level (TMODE2tri and TMODE2\_Lev)

00 = FPGA drives TMODE2 with 3.3V

01 = FPGA drives TMODE2 with 0.0V

1x = FPGA tri-states TMODE2 pin

#### Bits 3 and 2: DS26502 TMODE1 Tri-State and Level (TMODE1tri and TMODE1 Lev)

00 = FPGA drives with TMODE1 3.3V

01 = FPGA drives with TMODE1 0.0V

1x = FPGA tri-states TMODE1 pin

## Bits 1 and 0: DS26502 TMODE0 Tri-State and Level (TMODE0tri and TMODE0\_Lev)

00 = FPGA drives TMODE0 with 3.3V

01 = FPGA drives TMODE0with 0.0V

1x = FPGA tri-states TMODE0 pin

Register Description: DS26502 Pin Settings (L2, L1, L0)

Register Offset: 0x0017

Bit#	7	6	5	4	3	2	1	0
Name	_	_	L2tri	L2_Lev	L1tri	L1_Lev	LOtri	L0_Lev
Default	0	0	0	0	0	0	0	0

**Note:** Settings for L2 are only valid in hardware mode (BIS[1:0] = 11), and ignored for other modes. In serial mode (BIS[1:0] = 10), L0 and L1 are used to set levels for CPHA and CPOL, respectively.

## Bits 5 and 4: DS26502 L2 Tri-State and Level (L2tri and L2\_Lev)

00 = FPGA drives L2 with 3.3V 01 = FPGA drives L2 with 0.0V 1x = FPGA tri-states L2 pin

## Bits 3 and 2: DS26502 L1 Tri-State and Level (L1tri and L1\_Lev)

00 = FPGA drives L1 with 3.3V 01 = FPGA drives L1 with 0.0V 1x = FPGA tri-states L1 pin

## Bits 1 and 0: DS26502 L0 Tri-State and Level (L0tri and L0\_Lev)

00 = FPGA drives L0 with 3.3V 01 = FPGA drives L0 with 0.0V 1x = FPGA tri-states L0 pin

Register Name: **LEVEL8** 

Register Description: DS26502 Pin Settings (TAIS, RLB)

Register Offset: 0x0018

Bit #	7	6	5	4	3	2	1	0
Name	_	_	TAIS tri	TAIS_Lev		_	RLBtri	RLB_Lev
Default	0	0	0	0	0	0	0	0

Note: This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

## Bits 5 and 4: DS26502 TAIS Tri-State and Level (TAIS tri and TAIS\_Lev)

00 = FPGA drives TAIS with 3.3V 01 = FPGA drives TAIS with 0.0V 1x = FPGA tri-states TAIS pin

#### Bits 1 and 0: DS26502 RLB Tri-State and Level (RLBtri and RLB Lev)

00 = FPGA drives RLB with 3.3V 01 = FPGA drives RLB with 0.0V 1x = FPGA tri-states RLB pin

Register Description: DS26502 Pin Settings (MPS1, MPSO)

Register Offset: 0x0019

Bit #	7	6	5	4	3	2	1	0
Name	_		MPS1tri	MPS1_Lev			MPSOtri	MPSO_Lev
Default	0	0	0	0	0	0	0	0

## Bits 5 and 4: DS26502 MPS1 Tri-State and Level (MPS1tri and MPS1\_Lev)

00 = FPGA drives MPS1 with 3.3V 01 = FPGA drives MPS1 with 0.0V 1x = FPGA tri-states MPS1 pin

## Bits 1 and 0: DS26502 MPS0 Tri-State and Level (MPSOtri and MPSO\_Lev)

00 = FPGA drives MPS0 with 3.3V 01 = FPGA drives MPS0 with 0.0V 1x = FPGA tri-states MPS0 pin

Register Name: **LEVEL10** 

Register Description: DS26502 Pin Settings (JAMUX, E1TS)

Register Offset: 0x000A

Bit#	7	6	5	4	3	2	1	0
Name	_	_	JAMUXtri	JAMUX_Lev	_		E1TStri	E1TS_Lev
Default	0	0	0	0	0	0	0	0

Note: This register is only valid in hardware mode (BIS[1:0] = 11), and is ignored for other modes.

## Bits 5 and 4: DS26502 JAMUX Tri-State and Level (JAMUXtri and JAMUX\_Lev)

00 = FPGA drives JAMUX with 3.3V 01 = FPGA drives JAMUX with 0.0V 1x = FPGA tri-states JAMUX pin

## Bits 1 and 0: DS26502 E1TS Tri-State and Level (E1Tstri and E1TS\_Lev)

00 = FPGA drives E1TS with 3.3V 01 = FPGA drives E1TS with 0.0V 1x = FPGA tri-states E1TS pin Register Name: TSERsrc

Register Description: DS26502 TSER Pin Source

Register Offset: 0x001C

Bit #	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	ZEROS	ONES	RSER
Default	0	0	0	0	0	0	1	0

**Note:** Only one bit in this register should be set at a time. Setting multiple bits tri-states the FPGA pin connected to TSER. Setting to 0 also tri-states this pin.

Bit 2: ZEROS. When set DS26502\_TSER  $\leftarrow$  0.0V.

Bit 1: ONES. When set DS26502\_TSER  $\leftarrow$  3.3V.

Bit 0: RSER. When set DS26502\_TSER  $\leftarrow$  DS26502\_TSER.

Register Name: MCLKsrc

Register Description: DS26502 MCLK Pin Source

Register Offset: 0x001D

Bit #	7	6	5	4	3	2	1	0
Name	_	_	_	_	ZERO	EXT	T1	E1
Default	0	0	0	0	0	0	1	0

**Note:** Only one bit in this register should be set at a time. Setting multiple bits tri-states the FPGA pin connected to MCLK. Setting to 0 also tri-states this pin.

**Bit 3: ZERO.** When set DS26502\_ MCLK  $\leftarrow$  0.0V.

**Bit 2: EXT.** When set DS26502\_ MCLK ← External\_Osc (BNC connector).

Bit 1: T1. When set DS26502\_ MCLK  $\leftarrow$  T1\_OSC (1.544MHz).

**Bit 0: E1.** When set DS26502\_ MCLK  $\leftarrow$  E1\_OSC (2.048MHz).

Register Name: TCLKsrc

Register Description: DS26502 TCLK Pin Source

Register Offset: 0x001E

Bit #	7	6	5	4	3	2	1	0
Name	_	EXT	T1	E1	64KHZ	6312	PLL	RCLK
Default	0	0	1	0	0	0	0	0

**Note:** Only one bit in this register should be set at a time. Setting multiple bits tri-states the FPGA pin connected to TCLK. Setting to 0 also tri-states this pin.

**Bit 6: EXT.** When set DS26502\_ TCLK ← External\_Osc (BNC connector).

Bit 5: T1. When set DS26502\_ TCLK  $\leftarrow$  T1\_OSC (1.544MHz).

**Bit 4: E1.** When set DS26502 TCLK  $\leftarrow$  E1 OSC (2.048MHz).

**Bit 3: 64KHZ.** When set DS26502\_ TCLK  $\leftarrow$  64kHz clock.

Bit 2: 6312. When set DS26502\_ TCLK  $\leftarrow$  6312kHz clock.

**Bit 1: PLL.** When set DS26502\_ TCLK ← DS26502\_PLL.

**Bit 0: RCLK.** When set DS26502\_TCLK  $\leftarrow$  DS26502\_RCLK.

Register Name: TS\_8Ksrc

Register Description: DS26502 TS\_8K Pin Source

Register Offset: 0x001F

Bit #	7	6	5	4	3	2	1	0
Name	_	_	_	EXT	_8KHz	400HZ	400HZ_502	RS_8K
Default	0	0	0	0	0	0	1	0

**Note:** Only one bit in this register should be set at a time. Setting multiple bits tri-states the FPGA pin connected to TS\_8K. Setting to 0 also tri-states this pin.

**Bit 4: EXT.** When set DS26502\_TS\_8K ← External\_Osc (BNC connector).

**Bit 3: \_8KHz.** When set DS26502\_TS\_8K  $\leftarrow$  8kHz (derived by FPGA).

**Bit 2: 400HZ.** When set DS26502\_TS\_8K  $\leftarrow$  400Hz clock (derived by FPGA).

Bit 1: 4KHZ\_502. When set DS26502\_TS\_8K  $\leftarrow$  DS26502\_400hz.

**Bit 0: RS\_8K.** When set DS26502\_TS\_8K  $\leftarrow$  RS\_8K.

## **DS26502 INFORMATION**

For more information about the DS26502, consult the DS26502 data sheet available on our website at <a href="https://www.maxim-ic.com/DS26502">www.maxim-ic.com/DS26502</a>. Software downloads are also available for this demo kit.

## **DS26502DK INFORMATION**


For more information about the DS26502DK, including software downloads, consult the DS26502DK data sheet available on our website at <a href="https://www.maxim-ic.com/DS26502DK">www.maxim-ic.com/DS26502DK</a>.


## **TECHNICAL SUPPORT**


For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


#### **SCHEMATICS**


The DS26502DK schematics are featured in the remaining pages.
































	8	7	6	5	4	3	2	1	$\neg$
ם	### Signal Cross-Reference for  480HZ582	2CB4	RCLK502 SBB(> 2C4< RCON 6030 11030 788 RD#502 4830 5840 2008 RESET_B 6850 9C30 1105 RESET_KI 7870 8870 8C10 RLOF502 284 5C70 5886 RLO5502 284 5C70 5886 RLO5502 286 5C70 5866 RLO5502 286 5C70 5866 RLO5502 286 5C70 5866 RLO5502 286 5C70 5866 RLO5502 286 3870 RSLR502 4810 5880 2C46 RSLR502 4810 5880 2C46 RSLR502 208 3870 RSLR502 208 3870 RUN_KIT_USR 6870 11870 RW 4860 6030 1103 SCII_IN 6880 11860 988 SCII_IOUT 6880 11886 988 SCII_IOUT 6880 11886 988 SCII_IOUT 6880 11860 988	SCCK (*) TABC					ם
С	CS3 6C5 11C5 CS6	4 1007 $\leftrightarrow$ 1107 $\leftrightarrow$ 1003 $\leftrightarrow$ 1107 $\leftrightarrow$	SCI2_OUT         5B8	O O IIA7O					С
В	288. 8C1.4	B4(> 5B2( 9B4(> 9C3(> 11A5(>) 9B4(> 9C2(> 11A5(>) C2( 9C3(> 11D5(>) 9C5(> 11D5(>) A3(  5C2( 11A7(>) 11A7(>)	TMODE2892 403 2 CG8 TMOS0582 2C4 5 C66 > TMOS0582 TMOS0582 2B4 5 C86 > SB2 < TMOS0582 TMOS0582 2B4 5 C66 > TMOS0582 TMOS0582 2B4 5	C C C C C C C C C C C C C C C C C C C					В
Œ	OE	11860 11860 11860 2044	XTAL 686 € 9CS 1187 XINITXI 486€ 867€  YCO 687€ 1187€	0			S26502DK01A0	DATE: 01/02/04	A
		_		-			TEVE SCULLY	PAGE: 13/14	]
- 1	8	7	6	5	4	3	2	1	

- 1		7	6	5	4	3	2	1	
ם	*** Part Cross-Reference for the entire  C1		DSS LED 4B1 DS6 LED 5B7 DS7 LED 5B7 DS8 LED 5B7 DS8 LED 7B3 DS10 LED 7	R48 R41 R42 R43 R444 R45 R47 R49 R50 R51 R52 R53	RESI 9C1 RESI 5B1 RESI 5B1 RESI 7A3 RESI 9A7 RESI 9A7 RESI 5B1 RESI 7A3 RESI 2C7 RESI 5B1 RESI 2C7 RESI 2C7 RESI 2B1 RESI 7B8 RESI 7B8 RESI 7B8 RESI 2C4 RESI 2C4 RES 3A5 RESI 2C4				ם
С	C15 CAP 1283 C16 CAP1 1284 C17 CAP 1285 C18 CAP 1285 C18 CAP 1285 C20 CAP 1285 C21 CAP 1285 C22 CAP1 1285 C22 CAP1 1284 C23 CAP1 1284 C23 CAP1 1284 C25 CAP 1283 C26 CAP 1283 C27 CAP 1283 C26 CAP 1283 C27 CAP 1285 C28 CAP 1285 C29 CAP 1285 C30 CAP 1285 C30 CAP 1285 C31 CAP1 868 C32 CAP 1285 C31 CAP1 868 C32 CAP 1285 C33 CAP 1285 C31 CAP1 868 C32 CAP 1287 C33 CAP 1287	J J J J J J J J J J J J J J J J J J J	J11 CONN_BNC_SP 9A4  J12 CONN_BNTAPLIPC 3C2  J13 CONN_BANTAM 3B2  J13 CONN_BANTAM 3B2  J14 CONN_BANTAM 3B2  J15 CONN_BANTAM 3B2  J16 CONN_BANTAM 3B2  J17 J17 L28  J17 J17 L29  J17 L26  J17 L29	RSS R57 RSS RSS RSS RSS RSS RSS RSS RSS RSS RS	RES1 2C5 RES1 2C4 RES1 5C1 RES1 9D6 RES1 9B2 RES1 9B2 RES1 4D2 RES1 4D2 RES1 4D2 RES1 5C1 RES1 7A3 RES1 5B7 RES1 7A8				C
В	C34 CAP1 12B2 C35 CAP 12C4 C35 CAP 12C4 C36 CAP 12C4 C37 CAP1 BC5 C39 CAP1 BC5 C40 CAP1 BC6 C41 CAP1 BC6 C41 CAP1 BC6 C42 CAP 12C5 C43 CAP1 12C5 C44 CAP 12C7 C45 CAP 12B5 C46 CAP 12B5 C47 CAP 12B5 C46 CAP 12B5 C47 CAP 12B5 C48 CAP 12B5 C47 CAP 12B5 C48 CAP 12B5 C49 CAP 12B6 C50 CAP 12B6 C51 CAP1 BC7	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	NN-INCLE / NNI-DUE 1287  NN-INCLE MNT-HOLE 1287  NP1 CAP 9C6  NP2 CAP 9C7  RI RESI 6D2  R2 RESI 4B1  R3 RESI 4A3  R5 RESI 4A3  R5 RESI 4A3  R5 RESI 3B6  R7 RESI 3B6  R7 RESI 3B6  R8 RESI 3C7  R8 RESI 3C7  R8 RESI 3C7  R8 RESI 3D7  R10 RESI 3B6  R11 RESI 7D1  R11 RESI 7D1  R12 RESI 7D3	SM3 T 1 TP1 TP2 TP3 TP4 TP5 TP6 TP7 TP8	PUSHBUTTON 5DB  XPMR_2IN_40UT_U 3B5 3D5  TESTPOINT_IP 7C4  TESTPOINT_IP 7C4  TESTPOINT 2P1  TESTPOINT 2P2  TESTPOINT 1P2  TESTPOINT 4D2  TESTPOINT 4D2  TESTPOINT 4D3  TESTPOINT 4D3  TESTPOINT 4D3  TESTPOINT 4D3				В
А	CS2 CAP 1283 CS3 CAP1 1283 CS3 CAP1 1282 CS5 CAP 1282 CS5 CAP 1281 CS5 CAP 1281 CS5 CAP 1281 CS5 CAP 1281 CS9 CAP1 1281 CS9 CAP1 1284 CS0 CAP1 1284 CS1 CAP1 1284 CS1 CAP1 1284 CS1 CAP1 1284 CS2 CAP1 282 CS3 CAP1 282 CS3 CAP1 282 CS3 CAP1 282 CS4 CAP1 1284 CS5 CAP1 283 CS5 CAP1 1284 CS5 CAP1 1284 CS5 CAP1 1284 CS5 CAP1 1284 CS5 CAP1 1288 CS9 CAP1 1288		R16         RES1         7D4           R17         RES1         5D8           R18         RES1         7C7           R19         RES1         7D7           R20         RES1         7D7           R21         RES1         7D4           R22         RES1         7D2           R23         RES1         7D2           R24         RES1         7D2           R25         RES1         7C7           R27         RES1         7C7           R28         RES1         7C7           R29         RES1         7C7           R30         RES1         7C7           R31         RES1         5C1           R32         RES1         7C7           R33         RES1         7C7           R33         RES1         5C1           R34         RES1         5C1           R35         RES1         5C1           R35         RES1         5C1           R37         RES1         5C1           R38         RES1         5C1           R37         RES1         5C1           R38         RES1		MAX3233E 9B7 XILINX_XCFØ15 8B7 NC7SZ86_U 7A4	TITLE:		DATE:	Q
	D53 LED 789 D54 LED 7D1		R3B RESI 9C1 R39 RESI 5B1	5	4	I ENGINEER:	DS26502DK01A0  GTEVE SCULLY  2	01/02/04 PAGE: 14/14	]