GENERAL DESCRIPTION




The ICS853006 is a low skew, high performance 1-to-6 Differential-to-2.5V/3.3V LVPECL/ECL Fanout Buffer and a member of the HiPerClock
family of High Performance Clock Solutions from ICS. The ICS853006 is characterized to operate

from a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS853006 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- 6 differential LVPECL outputs
- 1 differential PCLK, nPCLK input pair
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: > 2GHz
- · Output skew: 30ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 510ps (maximum)
- Jitter, RMS: < 0.03ps (typical)
- LVPECL mode operating voltage supply range: $V_{CC} = 2.375V$ to 3.465V, $V_{FF} = 0V$
- ECL mode operating voltage supply range: $V_{CC} = 0V$, $V_{EE} = -2.375V$ to -3.465V
- Lead-Free package available
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS853006 20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm package body G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description	
1, 8, 13, 20	V _{cc}	Power		Positive supply pins.	
2, 3	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.	
4, 5	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.	
6, 7	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.	
9	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.	
10	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V _{cc} /2 default when left floating.	
11	$V_{_{\mathrm{BB}}}$	Output		Bias voltage.	
12	$V_{\sf EE}$	Power		Negative supply pin.	
14, 15	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.	
16, 17	nQ4, Q4	Output		Differential output pair. LVPECL interface levels.	
18, 19	nQ5, Q5	Output		Differential output pair. LVPECL interface levels.	

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Parameter Test Conditions		Typical	Maximum	Units
R _{PULLDOWN}	Input Pulldown Resistor			75		ΚΩ
R _{vcc/2}	Input Pullup/Pulldown Resistor			50		ΚΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

In	Input		puts	Input to Output Mode	Polarity
PCLK	nPCLK	Q0:Q5	nQ0:nQ5	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

Low Skew, 1-TO-6

DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc} -4.6V (ECL mode, $V_{CC} = 0$) Negative Supply Voltage, V_{EE} -0.5V to $V_{\rm CC}$ + 0.5 V Inputs, V, (LVPECL mode) Inputs, V, (ECL mode) 0.5V to V_{EE} - 0.5V

Outputs, I_o Continuous Current 50mA Surge Current 100mA V_{BB} Sink/Source, I_{BB} $\pm 0.5 mA$ Operating Temperature Range, TA -40°C to +85°C Storage Temperature, T_{STG} -65°C to 150°C Package Thermal Impedance, θ_{IA} 73.2°C/W (0 lfpm) (Junction-to-Ambient)

4.6V (LVPECL mode, $V_{EE} = 0$) | **NOTE:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = 2.375V$ to 3.465V; $V_{EF} = 0V$

Symbol	Parameter Test Conditions Minimu		Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		2.375	3.3	3.465	V
I _{EE}	Power Supply Current				115	mA

Table 4B. LVPECL DC Characteristics, $V_{CC} = 3.3V$; $V_{EE} = 0V$

Cumbal	Parameter			-40°C			25°C			85°C		Halta
Symbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	Output High Voltage; NOTE 1			2.38	2.225	2.295	2.37	2.295	2.33	2.365	V
V _{OL}	Output Low Vo	oltage; NOTE 1	1.405	1.545	1.68	1.425	1.52	1.615	1.44	1.535	1.63	V
V _{IH}	Input High Vol	2.075		2.36	2.075		2.36	2.075		2.36	V	
V _{IL}	Input Low Volt	1.43		1.765	1.43		1.765	1.43		1.765	V	
V _{BB}	Output Voltage	1.86		1.98	1.86		1.98	1.86		1.98	V	
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Voltage Common Mode Range; NOTE 3, 4		1.2		3.3	1.2		3.3	1.2		3.3	٧
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μΑ
	Input	PCLK	-10			-10			-10			μA
I _{IL}	Low Current	nPCLK	-150			-150			-150			μΑ

Input and output parameters vary 1:1 with V_{cc} . V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

NOTE 2: Single-ended input operation is limited. $V_{CC} \ge 3V$ in LVPECL mode.

NOTE 3: Common mode voltage is defined as $V_{_{\rm IH}}$.

NOTE 4: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{cc} + 0.3V.

Table 4C. LVPECL DC Characteristics, $V_{CC} = 2.5V$; $V_{EE} = 0V$

0	Danier dan			-40°C			25°C			85°C		Units	
Symbol	Parameter	Parameter		Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	
V _{OH}	Output High V	1.375	1.475	1.58	1.425	1.495	1.57	1.495	1.53	1.565	V		
V _{OL}	Output Low Vo	0.605	0.745	0.88	0.625	0.72	0.815	0.64	0.735	0.83	V		
V _{IH}	Input High Vol	1.275		1.56	1.275		1.56	1.275		-0.83	V		
V _{IL}	Input Low Volt	0.63		0.965	0.63		0.965	0.63		0.965	V		
V _{PP}	Peak-to-Peak	150	800	1200	150	800	1200	150	800	1200	mV		
V _{CMR}	Input High Vol Common Mod	1.2		2.5	1.2		2.5	1.2		2.5	V		
I _{IH}	Input High Current	PCLK0, nPCLK			150			150			150	μΑ	
	Input	PCLK	-10			-10			-10			μΑ	
I _{IL}	Low Current	nPCLK	-150			-150			-150			μA	

Input and output parameters vary 1:1 with V_{cc} . V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V. NOTE 2: Single-ended input operation is limited. $V_{cc} \ge 3V$ in LVPECL mode. NOTE 3: Common mode voltage is defined as V_{IH} . NOTE 4: For single-ended applications, the maximum input voltage for PCLK, nPCLK is $V_{cc} + 0.3V$.

Table 4D. ECL DC Characteristics, $V_{cc} = 0V$; $V_{ee} = -3.465V$ to -2.375V

	Parameter			-40°C			25°C			85°C		
Symbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	-1.125	-1.025	-0.92	-1.075	-1.005	-0.93	-1.005	-0.97	-0.935	٧	
V _{OL}	Output Low Vo	-1.895	-1.755	-1.62	-1.875	-1.78	-1.685	-1.86	-1.765	-1.67	٧	
V _{IH}	Input High Vol	-1.225		-0.94	-1.225		-0.94	-1.225		-0.94	٧	
V _{IL}	Input Low Volt	-1.87		-1.535	-1.87		-1.535	-1.87		-1.535	V	
V_{BB}	Output Voltage	-1.44		-1.32	-1.44		-1.32	-1.44		-1.32	٧	
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Voltage Common Mode Range; NOTE 3, 4		V _{EE} +1.2V		0	V _{EE} +1.2V		0	V _{EE} +1.2V		0	V
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μΑ
	Input	PCLK	-10			-10			-10			μA
' _{IL}	Low Current	nPCLK	-150			-150			-150			μA

Input and output parameters vary 1:1 with V $_{cc}$. V $_{EE}$ can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V $_{cc}$ - 2V. NOTE 2: Single-ended input operation is limited. V $_{cc} \ge 3V$ in LVPECL mode.

NOTE 3: Common mode voltage is defined as $V_{\rm in}$.

NOTE 4: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{cc} + 0.3V.

Low Skew, 1-TO-6

DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER

Table 5. AC Characteristics, $V_{CC} = 0V$; $V_{EE} = -2.375V$ to -3.465V or $V_{CC} = 2.375$ to 3.465V; $V_{EE} = 0V$

Cumbal	Parameter		-40°C			25°C				85°C	,	Units
Symbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Ullits
f _{MAX}	Output Frequency			>2			>2			>2		GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1			400	460	350	410	470	390	450	510	ps
tsk(o)	Output Skew; NOTE 2, 4			15	27		15	27		17	30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				150			150			150	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section			0.03			0.03			0.03		ps
t _R /t _F	Output Rise/Fall Time	20% to 80%	95	150	205	95	150	205	95	150	205	ps

All parameters are measured ≤ 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in

the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.





OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de-

vice meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.


PARAMETER MEASUREMENT INFORMATION






OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL






PART-TO-PART SKEW

OUTPUT SKEW





OUTPUT RISE/FALL TIME

853006AG


PROPAGATION DELAY

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows an example of the differential input that can be wired to accept single ended levels. The reference voltage level $V_{\rm RB}$ generated from the device is connected to the negative input.

The C1 capacitor should be located as close as possible to the input pin.



TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to

ground level. The R3 in Figure 3B can be eliminated and the termination is shown in *Figure 3C*.




FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE

LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 4A to 4F* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 4A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN OPEN COLLECTOR CML DRIVER




FIGURE 4B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 4C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 4E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 4F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER

SCHEMATIC EXAMPLE

Figure 5 shows a schematic example of ICS853006. The ICS853006 input can accept various types of differential input signal. In this example, the inputs are driven by an LVPECL drivers. For the ICS853006 LVPECL output driver, an example of LVPECL driver termination approach is shown in this schematic.

Additional LVPECL driver termination approaches are shown in the LVPECL Termination Application Note. It is recommended at least one decoupling capacitor per power pin. The decoupling capacitors should be physically located near the power pins. For ICS853006, the unused output can be left floating.




FIGURE 5. ICS853006 LVPECL CLOCK OUTPUT BUFFER SCHEMATIC EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS853006. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS853006 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 115mA = 398.48mW
- Power (outputs)_{MAX} = 30.94mW/Loaded Output pair
 If all outputs are loaded, the total power is 6 * 30.94mW = 185.64mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 398.48mW + 185.64mW = 584.12mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used . Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6° C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.584\text{W} * 66.6^{\circ}\text{C/W} = 123.9^{\circ}\text{C}$. This is below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection


0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

θ₁, by Velocity (Linear Feet per Minute)

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.935V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.935V$$

For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.67V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.67V$$

Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.935V)/50\Omega] * 0.935V = \textbf{19.92mW}$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.94mW

Low Skew, 1-TO-6

DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER

RELIABILITY INFORMATION

Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

θ_{JA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 114.5°C/W
 98.0°C/W
 88.0°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 73.2°C/W
 66.6°C/W
 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS853006 is: 1340



PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	Minimum	Maximum
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



Low Skew, 1-to-6 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS853006AG	ICS853006AG	20 Lead TSSOP	72 per tube	-40°C to 85°C
ICS853006AGT	ICS853006AG	20 Lead TSSOP on Tape and Reel	2500	-40°C to 85°C
ICS853006AGLF	ICS853006AGL	20 Lead "Lead-Free" TSSOP	72 per tube	-40°C to 85°C
ICS853006AGLFT	ICS853006AGL	20 Lead "Lead-Free" TSSOP on Tape and Reel	2500	-40°C to 85°C

The aforementioned trademark, HiPerClockSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



Low Skew, 1-to-6 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER

	REVISION HISTORY SHEET								
Rev	Table	Page	Description of Change	Date					
А	Т8	1 16	Added Lead-Free bullet to Features section. Added Lead-Free P/N to Ordering Information table.	11/9/04					