## DESCRIPTION

The M66221 is a mail box that incorporates a complete CMOS shared memory cell of $256 \times 9$-bit configuration using high-performance silicon gate CMOS process technology, and is equipped with two access ports of $A$ and $B$.
Access ports $A$ and $B$ are equipped with independent addresses $\overline{C S}$, $\overline{\mathrm{WE}}$ and $\overline{\mathrm{OE}}$ control pins and I/O pins to allow independent and asynchronous read/write operations from/to shared memory individually. This product also incorporates a port adjustment arbitration function in address contention from both ports.

## FEATURES

- Memory configuration of $256 \times 9$ bits
- High-speed access, address access time 40ns (typ.)
- Complete asynchronous accessibility from ports A and B
- Completely static operation
- Built-in port arbitration function
- Low power dissipation CMOS design
- 5V single power supply
- Not Ready output pin is provided (open drain output)
- TTL direct-coupled I/O
- 3-state output for I/O pins.


## APPLICATION

Inter-MPU data transfer memory, buffer memory for image processing system.

## FUNCTION

The M66221 is a mail box most suitable for inter-MPU data transfer which is used in a multiport mode. Provision of two pairs of addresses and data buses in its shared memory cell of $256 \times 9$ bit configuration allows independent and asynchronous read/write operations from/to two access ports of $A$ and $B$ individually.
This allows access to shared memory as simple RAM when viewing from one MPU. The concurrent accessibility to shared memory from two MPUs provides remarkable improvement of a multiport mode processor system in throughput.
The arbitration function incorporated in the chip decides the first-in port to assign a higher priority to the access from one MPU, even if two MPUs contend for selection of the same address in shared memory from ports A and B. A $\overline{\text { Not Ready }}$ signal " $L$ " is output to the last-in port and invalidates any access from the other MPU.
As a write operation to memory, one of addresses Ao to A7 is specified. The $\overline{C S}$ signal is set to " $L$ " to place one of I/O pins in the input mode. Also, the $\overline{W E}$ signal is set to " $L$ ". Data at the I/O pin is thus written into memory.
As a read operation, the $\overline{W E}$ signal is set to "H". Both $\overline{\mathrm{CS}}$ signal and $\overline{O E}$ signal are set to " $L$ " to place one of I/O pins in the output mode. One of addresses Ao to A7 is specified. Data at the specified address is output to the I/O pin.
When the $\overline{\mathrm{CS}}$ signal is set to " H ", the chip enters a non-select state which inhibits a read and write operation. At this time, the output is placed in the floating state (high impedance state), thus allowing OR tie with another chip. When the $\overline{\mathrm{OE}}$ signal is set to " H ", the output enters the floating state. In the I/O bus mode, setting the $\overline{\mathrm{OE}}$ signal to "H" at a write time avoids contention of I/O bus data. When the $\overline{\mathrm{CS}}$ signal is set to Vcc, the output enters the full stand-by state to minimize supply current (See Tables 1 and 2).

## PIN CONFIGURATION (Top view)




## BLOCK DIAGRAM



Table 1 Mode Settings of Ports $(A 0 A \sim A 7 A \neq A 0 B \sim A 7 B)$

| A port input |  |  | B port input |  |  | Flag |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CSA }}$ | $\overline{\text { WEA }}$ | $\overline{O E A}$ | $\overline{C S B}$ | WEB | OEB | $\overline{\text { Not }}$ Ready A | Not <br> Ready B |  |
| H | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | H | A port is set to the non-select mode. |
| $\times$ | $\times$ | $\times$ | H | $\times$ | $\times$ | H | H | B port is set to the non-select mode. |
| L | L | $\times$ | $\times$ | $\times$ | $\times$ | H | H | A port is set to the write mode for memory. |
| L | H | L | $\times$ | $\times$ | $\times$ | H | H | A port is set to the read mode for memory. |
| $\times$ | $\times$ | $\times$ | L | L | $\times$ | H | H | B port is set to the write mode for memory. |
| $\times$ | $\times$ | $\times$ | L | H | L | H | H | B port is set to the read mode for memory. |

Table 2 Basic Functions of Ports

| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Mode | I/O pin | ICC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | $\times$ | $\times$ | Non-select | High impedance | Stand-by |
| L | L | $\times$ | Write | DIN | Operation |
| L | H | L | Read | DouT | Operation |
| L | H | H |  | High impedance | Operation |

Note 1: $\times$ indicates "L" or "H". (Irrelevant)
"H" = High level, "L" = Low level

# MITSUBISHI 〈DIGITAL ASSP〉 <br> M66221SP/FP 

## FUNCTIONAL DESCRIPTION <br> Arbitration Function

The M66221 has asynchronous accessibility from two independent ports to shared memory, thus remarkably improving the throughput of the entire processor system used in the multiport mode. On the other hand, this accessibility causes a problem of contending for selecting the same address in shared memory during the addressing from both ports.
If the same address is contentionally selected, the following four basic operations are possible depending on an access mode set from both ports:

| (1) A port .......... Read | B port .......... Read |
| :--- | :--- |
| (2) A port .......... Read | B port .......... Write |
| (3) A port ........ Write | B port ......... Read |
| (4) A port .......... Write | B port .......... Write |

In this case, when both ports are operating in the read mode as given in (1), correct data is read to both ports and the contents of memory are not destroyed. There is no special problem. If the other port is in the read mode while one port is operating in the write mode as given in (2) or (3), however, data is written correctly but the data read from the other port in the read mode may change during the same cycle.

This comes into question. When both ports are operating in the write mode as given in (4), reverse data is written into each port and the contents of memory may become uncertain. Consequently, no result will be guaranteed.
The M66221 incorporated an arbitration function circuit to solve such problems when contentionally selecting an address from both ports. The arbitration function decides which of $A$ and $B$ ports determines an address first, and unconditionally assigns access priority to the first-in port (At this time, the Not Ready signal holds "H"). As for the ast-in port operation, the function inhibits any write to that port from MPU at the same time when " $L$ " is output to the $\overline{\text { Not Ready output pin }}$ at the port regardless of a read or write operation during the period of address matching of both ports. If the address of the first-in port changes after that and both ports do not have the same address, the Not Ready output is reset to "H" and the access in the stopped state is accepted from the last-in port. If the same address is selected by an address input from both ports simultaneously, a decision by the arbitration function on the chip also affords access only from one port, and outputs " $L$ " to the $\overline{\text { Not Ready }}$ output for the other port invalidate any access from MPU. Tables 3 and 4 give the relationship between the port arbitration function and port access.

## Arbitration Function and Port Access

Contention No. 1 (Address control)

Table 3 gives the port access states and the $\overline{\text { Not Ready }}$ signal output states if the same address is selected in shared memory by an address
input set from $A$ and $B$ ports with $\overline{\mathrm{CSA}}=\overline{\mathrm{CSB}}=$ " L ".

Table 3 Contention Processing by Address Input
$\overline{\mathrm{CSA}}=\overline{\mathrm{CSB}}=$ "L"

| Address setting when selecting same address | A port |  |  | B port |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode setting | Access | $\overline{\text { Not Ready A }}$ | Mode setting | Access | $\overline{\text { Not Ready B }}$ |
| First-in A port | Read | , | H | Read | , | L |
| First-in B port | Read | , | L | Read | , | H |
| First-in A port | Read | , | H | Write | $\times$ | L |
| First-in B port | Read | , | L | Write | , | H |
| First-in A port | Write | , | H | Read | , | L |
| First-in B port | Write | $\times$ | L | Read | , | H |
| First-in A port | Write | , | H | Write | $\times$ | L |
| First-in B port | Write | $\times$ | L | Write | , | H |
| Simultaneous A and B ports | Arbitration Resolved |  |  | Arbitration Resolved |  |  |

Contention No. 2 ( $\overline{\mathrm{CS}}$ control)
Table 4 gives the port access states and the $\overline{\text { Not Ready }}$ signal output states when setting the $\overline{\mathrm{CS}}$ inputs from A and $B$ ports valid, and
selecting the same address in shared memory with $A_{0} A$ to $A 7 A=A 0 B$ to A 7 B .

Table 4 Contention Processing by CS Input
$A 0 A \sim A 7 A=A 0 B \sim A 7 B$

| CS input set when selecting same address | A port |  |  | B port |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode setting | Access | $\overline{\text { Not Ready A }}$ | Mode setting | Access | $\overline{\text { Not Ready B }}$ |
| First-in A port | Read | , | H | Read | , | L |
| First-in B port | Read | , | L | Read | , | H |
| First-in A port | Read | , | H | Write | $\times$ | L |
| First-in B port | Read | , | L | Write | , | H |
| First-in A port | Write | , | H | Read | , | L |
| First-in B port | Write | $\times$ | L | Read | , | H |
| First-in A port | Write | , | H | Write | $\times$ | L |
| First-in B port | Write | $\times$ | L | Write | 1 | H |
| Simultaneous A and B ports | Arbitration Resolved |  |  | Arbitration Resolved |  |  |

Note 2: "H" = High level, "L" = Low level

ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage | When defining GND pin as a reference. | -0.3 ~ +7.0 | V |
| VI | Input voltage |  | -0.3 ~ Vcc + 0.3 | V |
| Vo | Output voltage |  | 0 ~ Vcc | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 800 | mW |
| Tstg | Storage temperature range |  | -65 ~ 150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Limits |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Unit |  |  |  |
| Vcc | Supply voltage |  | 5.0 | 5.5 | V |
| GND | Ground |  | 0 |  | V |
| VI | Input voltage | 0 |  | Vcc | V |
| Topr | Operating temperature range | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V} \mathrm{cc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VIH |  | input voltage |  |  | 2.2 |  | Vcc+0.3 | V |
| VIL |  | input voltage |  | -0.3 |  | 0.8 | V |
| VOH |  | output voltage (I/O) | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOL |  | output voltage (I/O) | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
| VoL |  | en drain "L" output voltage ( $\overline{\text { Not Ready }}$ ) | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| IIH |  | input current | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 10.0 | $\mu \mathrm{A}$ |
| IIL |  | input current | $\mathrm{VI}=\mathrm{GND}$ |  |  | -10.0 | $\mu \mathrm{A}$ |
| IOZH |  | state "H" output current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH} \text { or } \overline{\mathrm{OE}}=\mathrm{VIH} \\ & \mathrm{VO}=\mathrm{VCC} \end{aligned}$ |  |  | 10.0 | $\mu \mathrm{A}$ |
| IOZL |  | tate "L" output current | $\begin{aligned} & \overline{\overline{C S}}=\mathrm{V} \mathrm{H} \text { or } \overline{\mathrm{OE}}=\mathrm{VIH} \\ & \mathrm{VO}=\mathrm{GND} \end{aligned}$ |  |  | -10.0 | $\mu \mathrm{A}$ |
| ICC | Static current dissipation (active) |  | $\overline{\mathrm{CS}}<0.2 \mathrm{~V},$ <br> Another input VIN $>\mathrm{Vcc}-0.2 \mathrm{~V}$ or VIN $<0.2 \mathrm{~V}$, Output pin open |  |  | 60 | mA |
| ISB1 |  | Two-port stand-by | $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}=\mathrm{VIH}$ |  |  | 5 | mA |
| ISB2 |  | One-port stand-by | $\begin{aligned} & \overline{\mathrm{CSA}} \text { or } \overline{\mathrm{CSB}}=\mathrm{VIH} \\ & \text { IOUT }=0 \mathrm{~mA} \\ & \text { (Active port output pin open) } \end{aligned}$ |  |  | 60 | mA |
| ISB3 |  | Two-port full stand-by | $\begin{aligned} & \overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}>\text { VCC }-0.2 \mathrm{~V} \\ & \text { Another input VIN }>\mathrm{VCC}-0.2 \mathrm{~V} \\ & \text { or VIN }<0.2 \mathrm{~V} \end{aligned}$ |  |  | 0.1 | mA |
| ISB4 |  | One-port full stand-by | $\overline{\mathrm{CSA}}$ or $\overline{\mathrm{CSB}}>\mathrm{VCC}-0.2 \mathrm{~V}$ <br> Another input VIN $>\mathrm{Vcc}-0.2 \mathrm{~V}$ <br> or $\mathrm{VIN}<0.2 \mathrm{~V}$, Iout $=0 \mathrm{~mA}$ <br> (Active port output pin open) |  |  | 30 | mA |
| CI | Input capacitance |  |  |  |  | 10 | pF |
| Co |  | tput capacitance in off state |  |  |  | 15 | pF |

Notes 3: The direction in which current flows into the IC is defined as positive (no sign).
4: The above typical values are standard values for $\mathrm{Vcc}=5 \mathrm{~V}$ and $\mathrm{Ta}=25^{\circ} \mathrm{C}$.

SWITCHING CHARACTERISTICS $\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted) Read cycle

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tCR | Read cycle time | 70 |  |  | ns |
| ta(A) | Address access time |  |  | 70 | ns |
| ta(CS) | Chip select access time |  |  | 70 | ns |
| ta(OE) | Output enable access time |  |  | 35 | ns |
| tdis(CS) | Output disable time after $\overline{\mathrm{CS}}$ (Note 5) |  |  | 35 | ns |
| tdis(OE) | Output disable time after $\overline{\mathrm{OE}}$ (Note 5) |  |  | 35 | ns |
| ten(CS) | Output enable time after $\overline{\mathrm{CS}}$ (Note 5) | 5 |  |  | ns |
| ten(OE) | Output enable time after $\overline{\mathrm{OE}}$ (Note 5) | 5 |  |  | ns |
| $\operatorname{tv}(\mathrm{A})$ | Data effective time after Address | 10 |  |  | ns |

TIMING REQUIREMENTS $\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

## Write cycle

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tcw | Write cycle time | 70 |  |  | ns |
| tw(WE) | Write pulse width | 45 |  |  | ns |
| tsu(A) | Address setup time | 0 |  |  | ns |
| tsu(A-WEH) | Address setup time for rise of WE | 65 |  |  | ns |
| tsu(CS) | Chip select setup time (for WE) | 65 |  |  | ns |
| tsu(D) | Data setup time | 40 |  |  | ns |
| $\operatorname{th}(\mathrm{D})$ | Data hold time | 0 |  |  | ns |
| trec(WE) | Write recovery time | 0 |  |  | ns |
| tdis(WE) | Output disable time after $\overline{\mathrm{WE}}$ (Note 5) |  |  | 35 | ns |
| tdis(OE) | Output disable time after $\overline{\mathrm{OE}}$ (Note 5) |  |  | 35 | ns |
| ten(WE) | Output enable time after $\overline{\mathrm{WE}}$ (Note 5) | 0 |  |  | ns |

Note 5: The time required for the output to change from a steady state to $\pm 500 \mathrm{mV}$ under the load conditions shown in Fig. 2 .
This parameter is guaranteed but is not tested at shipment.

NOT READY TIMING ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tNAA | $\overline{\text { Not Ready }}$ access time from Address |  |  | 50 | ns |
| tNDA | $\overline{\text { Not Ready }}$ disable time from Address |  |  | 50 | ns |
| tNAC | $\overline{\text { Not Ready }}$ access time from $\overline{\mathrm{CS}}$ |  |  | 50 | ns |
| tNDC | $\overline{\text { Not Ready }}$ disable time from $\overline{\mathrm{CS}}$ |  |  | 50 | ns |
| tAPS | Arbitration priority setup time | 15 |  |  | ns |
| tNo | Data output access time from Not Ready |  |  | 0 | ns |
| tNW | Write hold time from $\overline{\text { Not Ready }}$ | 65 |  |  | ns |

## TIMING DIAGRAM

## Read Cycle ( $\overline{\mathrm{WE}}=\mathrm{VIH}$ )

Read cycle No. 1 (Address control) ( $\overline{\mathrm{CS}}=\overline{\mathrm{OE}}=\mathrm{VIL}$ )


Read cycle No. 2 ( $\overline{\mathrm{CS}}$ control)


## Write Cycle

Write cycle No. 1 ( $\overline{\text { WE control) }}$ See Notes 6, 7 and 8.


Write cycle No. 2 ( $\overline{\mathrm{CS}}$ control) See Notes 6, 7 and 8.


Notes 6: The WE of the port must be set to " H " when an address input changes.
7: A write operation is performed during the overlap period when both $\overline{C S}$ and $\overline{W E}$ are "L".
8: Do not apply any negative-phase signal from outside when an I/O pin is in output state.
9: The shaded part means a state in which a signal can be "H" or "L".


* Address $\mathrm{A}=$ Address B

Contention read cycle No. 2 ( $\overline{\mathrm{CS}}$ control) $\quad$ See Notes 10 and 12.


* Address A = Address B

Notes 10: The Not Ready output of the first-in port holds " H "
11: When $\overline{\mathrm{CS}}$ is set to " L " before the address input is determined.
12. When the address input is determined before $\overline{C S}$ transition to " $L$ "

## Contention Write Cycle



Contention write cycle No. 2 ( $\overline{\mathrm{CS}}$ control) $\quad$ See Notes 6, 8, 10 and 12.


## SWITCHING CHARACTERISTICS MEASUREMENT CIRCUIT

Input pulse level
Input pulse rise/fall time
$: \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$
: $\mathrm{tr} / \mathrm{tf}=5 \mathrm{~ns}$
Input timing reference voltage : 1.5 V
Output timing decision voltage : 1.5V
Output load
Figure $1 \sim 3$ (The capacitance includes stray wiring capacitance and the probe input capacitance.)


Fig 1. I/O Output Load


Fig 2. I/O Output Load (to ten, tdis)


Fig 3. Not Ready Output Load

