OKI Semiconductor

This version: Jan. 1998
Previous version: May. 1997

MSM9810

8-channel Mixing OKI ADPCM Type Voice LSI

GENERAL DESCRIPTION

The MSM9810 is an 8-channel mixing voice synthesis IC, to which up to 128 Mbits of ROM and/or EPROM storing voice data can directly be connected externally.

The device is straight 8-bit PCM playback, non-linear 8-bit PCM playback, 4-bit ADPCM playback, and 4-bit ADPCM2 playback selectable and provides 2-channel stereo output and volume control. The MSM9810 contains a 14-bit D/A converter and LPF.

The MSM9810 can easily configure a system by connecting voice data storage memory, power amplifier, and CPU externally.

FEATURES


- Non-linear 8-bit PCM / straight 8-bit PCM / 4-bit ADPCM / 4-bit ADPCM2
- Serial input or parallel input selectable
- Built-in edit ROM function
- 8-channel mixing function
- Master clock frequency : 4.096 MHz
- Sampling frequency : 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.7 kHz,
 - 12.8 kHz, 16.0 kHz, 21.3 kHz, 25.6kHz, 32.0kHz
- Maximum number of phrases: 256
- Output channel : L/R 2 channels
- Built-in volume control function (for each output channel)
- Built-in 14-bit D/A converter
- Built–in low–pass filter
- Package :

64-pin plastic QFP(QFP64-P-1414-0.80-BK)(Product name: MSM9810GS-BK)

BLOCK DIAGRAM

ROE RD7-----RD0 RA23 -- RA0 8bit LATCH D7/SD 8 23bit MultiPlexer D6/SI D5/S0 D4/UD CPU 8 D3/SR3 → interface D2/SR2 D1/SR1 🖔 CS ADPCM $\overline{\mathsf{WR}}$ Synthesizer $\overline{\mathsf{RD}}$ DATA CMD Controller SERIAL NCR/BUSY 23bit Address Counter PCM Synthesizer TEST1 TEST2 **↓**16 PAN 8 TEST3 ROM 16*9 MPY XT OSC **Timing Controller** XT ॑ 14bit 14bit DAC DAC RESET DV_{DD} DGND LDAO AV_{DD} AGND RDAO

PIN CONFIGURATION (TOP VIEW)



NC: No connection

64-pin Plastic QFP

PIN DESCRIPTIONS

Pin	Symbol	Туре	Description
40-47, 49-64	RA0-RA23	0	Address pins for external memory. These pins become high impedance when $\overline{\text{RCS}}$ pin is "H".
30, 31, 33-38	RD7-RD0	1	Data pin for external memory. These pins are fixed to "L" when RCS pin is a "H".
39	ROE	0	Output enable pin for external memory.
8	RCS	0	When this pin is "L", RA23 to RA0 and ROE pins output data. When this pin is "H", RA23 to RA0 and ROE pins become high impedance.
15	<u>CMD</u>	I	Command data select pin for CPU interface. When this pin is "H", subcomand input is selected. When this pin is "L", command input is selected.
16	RD	I	Read pin for CPU interface.
18	WR	I	Write pin for CPU interface.
20	CS	I	Chip select pin for CPU interface. When \overline{CS} is "H", \overline{RD} and \overline{WR} signals are not entered in this IC.
14	SERIAL	I	CPU interface select pin. When SERIAL is "H", serial input interface is selected. When it is "L", parallel input interface is selected.
28	D7/SD	1/0	Data bus pin for CPU interface when parallel input interface is selected. When \overline{WR} is "L", this pin serves as data input pin. When \overline{RD} is "L", this pin serves as channel status data output pin. When serial input interface is selected, this pin serves as serial data input pin.
27	D6/SI	1/0	Data bus pin for CPU interface when parallel input interface is selected. When \overline{WR} is "L", this pin serves as data input pin. When \overline{RD} is "L", this pin serves as channel status output pin. When serial input interface is selected, this pin serves as serial clock input pin.
26	D5/S0	1/0	Data bus pin for CPU interface when parallel input interface is selected. When \overline{WR} is "L", this pin serves as data input pin. When \overline{RD} is "L", this pin serves as channel status output pin. When serial input interface is selected, this pin serves as channel status output pin.
25	D4/UD	I/O	Data bus pin for CPU interface when parallel input interface is selected. When \overline{WR} is "L", this pin serves as data input pin. When \overline{RD} is "L", this pin serves as channel status output pin. When serial input interface is selected, this pin serves as channel status output pin. When UD is "H", channels 8 thru 5 are output to SR3 thru SR0, respectively. When UD is "L", channels 4 thru 1 are output to SR3 thru SR0, respectively.

Pin	Symbol	Туре	Description
24	D3/SR3		Data bus pin for CPU interface when parallel input interface is selected.
	20,0110	_	When \overline{WR} is "L", this pin serves as data input pin.
23	D2/SR2		When \overline{RD} is "L", this pin serves as channel status output pin.
		I/O	When serial input interface is selected, this pin serves as channel status
22	D1/SR1		output pin.
	50/050	1	When UD is "H", channels 8 thru 5 are output to SR3 thru SR0, respectively.
21	D0/SR0		When UD is "L", channels 4 thru 1 are output to SR3 thru SR0, respectively.
3	LDA0	0	LEFT side D/A output pin.
4	RDA0	0	RIGHT side D/A output pin.
			X'tal or ceramic oscillator connection pin.
11	XT	1	A feedback resistor of about 1M Ω is connected between XT and $\overline{\text{XT}}$.
			If necessary, enter external clocks into this pin.
12	XT	0	X'tal or ceramic oscillator connection pin.
12	^1		When external clocks are used, leave this pin open.
29	RESET		When this pin is "L", the IC is initialized. At that time, oscillation stops
	NEOET	'	and D/A outputs go to GND level. This pin has built-in resistor.
			Channel status select pin.
19	NCR/BUSY	1	When this pin is "H", NCR signal is output. When it is "L", $\overline{\text{BUSY}}$ signal is
			output.
9	TEST1		Pin for IC testing. Apply "L" level to this pin.
10	TEST2	I	
13	TEST3		
7, 48	DV_DD		Power supply pin.
6	AV_{DD}		
1	DGND		GND pin.
2	AGND		

ABSOLUTE MAXIMUM RATINGS

(GND=0 V)

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{DD}	Ta=25°C	-0.3 to +7.0	V
Input Voltage	V _{IN}	1d=20 0	-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

(GND=0 V)

Parameter	Symbol	Condition	Range	Unit
Power Supply Voltage	V_{DD}	_	3.5 to 5.5	V
Operating Temperature	T _{op}	_	-40 to +85	°C
Master Clock Frequency	f _{OSC}	_	4.096	MHz

ELECTRICAL CHARACTERISTICS

DC Characteristics

(DV_{DD}=AV_{DD}=4.5 to 5.5 V, DGND=AGND=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High-level Input Voltage	V _{IH}	_	0.84×V _{DD}	_	_	V
Low-level Input Voltage	V _{IL}	_	_	_	0.16×V _{DD}	V
High-level Output Voltage	V _{OH}	I _{OH} = -1mA	V _{DD} -0.4	_	_	V
Low-level Output Voltage	V _{OL}	I _{OL} = 2mA	_	_	0.4	V
High-level Input Current	I _{IH}	$V_{IH} = V_{DD}$	_	_	10	μΑ
Low-level Input Current	I _{IL}	$V_{IL} = GND$	-10	_	_	μΑ
Output Leakage Carrent	I _{LO}	$0 \le V_{OUT} \le V_{DD}$	-10	_	+10	μΑ
Operating Current	I _{DD}	_	_	6	10	mA
Standby Current	I _{DS}	_	_	_	10	μА


AC Characteristics

 $(V_{DD}=3.5 \text{ to } 5.5 \text{V}, \text{ GND=0 V}, \text{ Ta=-40 to } +85^{\circ}\text{C})$


Parameter	Symbol	Min.	Тур.	Max.	Unit
Master Clock Duty Cycle	fduty	40	50	60	%
RESET Input Pulse Width	tw(RST)	1		_	μS
RESET Delay Time From Raising of Power Supply	tD(RST)	0		_	μS
CS Set-up Time before RD Low	tcr	30		_	ns
RD Pulse Width	trr	200	_	_	ns
Output Data Valid Time after Fall of RD	tdre	_	_	100	ns
Data Hold Time after RD High	tdrf	_	10	50	ns
Setup and Hold Time of CMD for WR	tow	50	_	_	ns
Setup and Hold Time of $\overline{\text{CS}}$ for $\overline{\text{WR}}$	tcw	30	_	_	ns
WR Pulse Width	tww	200	_	_	ns
Data Setup Time before Rise of WR	tows	100	_	_	ns
Data Hold Time after Rise of WR	towh	30		_	ns
CS-CS Pulse Interval	tcc	100	_	_	ns
Serial Data Setup Time	tsds	30	_	_	ns
Serial Data Hold Time	tssd	30	_	_	ns
Serial Clock Pulse Width	tw(sck)	200		_	ns

TIMING DIAGRAMS


Power on Timing



Data Read Timing



Data Write Timing



FUNCTIONAL DESCRIPTION

1. User Specification Phrase


A maximum of 256 phrases can be selected with user specification phrases. User specification phrases are stored in the voice management area of external ROM. Merely by selecting a phrase, sampling frequency and the start and stop address of voice are controlled.

The MSM9810 can directly specify a start address or stop address externally without using user specification phrases. Only channels 1 to 4 can be used for directly specifying a start address or stop address externally.

2. Playback Time and Memory Capacity

Table 2.1 shows the configuration of external ROM. The capacity of an actual voice data ROM is different from the indicated ROM capacity.

Table 2.1 ROM Configuration



Playback time depends on external memory capacity, sampling frequency, and the playback system. The relationship is shown below.

Playback time =
$$\frac{1024 \times (\text{memory capacity (Kbits)} - 16)}{\text{Sampling frequency (kHz)} \times \text{bit length}}$$
 (Seconds)

(Bit length is ADPCM, ADPCM2...4bits, PCM...8bits)

For example, when one 8 Mbits ROM is used with a 16 kHz sampling frequency in a 4-bit ADPCM type, the playback time becomes as follows.

Playback time=
$$\frac{1024 \times (8192-16)}{16 \times 4}$$
 =130 seconds

In the above equation, the 16 Kbit memory area of the address management area is subtracted from total memory capacity. The edit function is not used.

3. Sampling Frequency

Sampling frequency can be specified for each phrase in the address management area of external ROM. For the sampling frequency, the following ten types can be selected when voice data is created.

```
4.0 kHz, 8.0 kHz, 16.0 kHz, 32.0 kHz (Group 1)
5.3 kHz, 10.6 kHz, 21.3 kHz (Group 2)
6.4 kHz, 12.8 kHz, 25.6 kHz (Group 3)
```

When channels are synthesized, the sampling frequency group of the first vocalizing channel (one of the above groups 1 to 3) is selected. If the sampling frequency group other than the selected group is used for channel synthesis, playback becomes fast or slow. Figure 3.1 and Figure 3.2 show examples.




Table 3.1 When different sampling frequency is played back while channel 1, 2 and 3 are playing back




Table 3.2 When different sampling frequency is played back after another channel ends

When multiple channels are played back simultaneously, the sampling frequency group of the smallest channel has priority.




Table 3.3 When channel 3, 4 and 8 are played back simultaneously.

4. Reset Function

When "L" is input to the $\overline{\text{RESET}}$ pin, LSI enters power down state, stopping oscillation and minimizing current consumption. At the same time, the control circuit is reset and initialized. Power down status is as follows.

- (1) Oscillation stops and all internal circuits stop operation.
- (2) Current consumption is minimized (MAX: $1 \mu A$). When an external clock is in use, input "L" level to the XT pin in power down status, so that current does not flow into the oscillation circuit.
- (3) When a crystal oscillator is in use, "L" level is output to the \overline{XT} pin.
- (4) GND level is output to the D/A output pin (LDAO, RDAO).

Be certain to input "L" level to the RESET pin when power is turned on.

5. Playback System

This LSI has four types of playback systems to support various voices: 4-bit ADPCM, 4-bit ADPCM2, 8-bit straight PCM, and 8-bit non-linear PCM.

5-1 4-bit ADPCM

ADPCM (Adaptive Differential Pulse Code Modulation) system adaptively changes the quantization width and encodes 4-bit data for each sampling, so that the follow up to a voice waveform improves.

Conversion to ADPCM data is performed by an analysis tool.

For a human voice, animal voice and natural sounds, it is better to use the ADPCM system because the voice data capacity decreases.

5-2 4-bit ADPCM2

In 4-bit ADPCM 2, the follow-up characteristics to a voice waveform is even better than the 4-bit ADPCM. This system is not compatible with other OKI voice LSIs. Conversion to ADPCM data is performed by an analysis tool.

5-3 8-bit Straight PCM

The follow-up characteristics to a voice waveform to all voice areas is the best of all four types. This system is suitable for sound effects, where waveforms change rapidly, and for pulse shape waveforms.

5-4 8-bit Non-linear PCM

This system plays back the center of a waveform to be a voice quality equivalent to 10 bits. This system is to improve the voice quality of low volume sounds.

Conversion to an 8-bit non-linear PCM is performed by an analysis tool.

6. Voice Output

The voice is output as 14-bit D/A converter output in stereo (LDAO, RDAO), with L/R in phase. The output amplitude from the D/A converter has a maximum $(16383/16384) \times V_{DD}$, and the output waveform has a step waveform synchronized with sampling frequency.

The command option has been set for voice output. x4 oversampling output and voltage follower output can be selected by option.

7. Microcomputer Interface

There are two types of microcomputer; one is parallel input interface and the other is serial input interface. Either of the two interfaces can be selected with the SERIAL pin. The parallel input interface is selected when SERIAL is at a "L" level.

The serial input interface is selected when SERIAL is at "H" level.

When the parallel input interface is selected, the MSM9810 is controlled by nine different commands using D7 to D0 (data buses) and control pins $\overline{\text{CMD}}$, $\overline{\text{CS}}$, $\overline{\text{WR}}$, and $\overline{\text{RD}}$. The internal status register is used to know the status of the IC.

When the serial input interface is selected, the MSM9810 is controlled by nine different commands using serial data input pin SD and serial clock input pin SI, and control pins $\overline{\text{CMD}}$, $\overline{\text{CS}}$, $\overline{\text{WR}}$, and $\overline{\text{RD}}$.

The SO, SR3, SR2, and SR1 pins are used to know the status of the IC.

The pins 21 to 28 function differently according to whether the parallel input interface is selected or the serial input interface is selected.

The table 7-1 shows the pin names. See "PIN DESCRIPTIONS" for their functions.

Table 7-1 Difference between parallel input and serial input pins

Pin number	21	22	23	24	25	26	27	28
Parallel input	D7	D6	D5	D4	D3	D2	D1	D0
Serial input	SD	SI	S0	UD	SR3	SR2	SR1	SR0

7-1 Parallel Input Interface

In the parallel input interface, the microcomputer controls the LSI via 13 pins of $\overline{\text{RESET}}$, $\overline{\text{CMD}}$, $\overline{\text{CS}}$, $\overline{\text{WR}}$, $\overline{\text{RD}}$ and D7-D0.

Command and subcommand data are input from D7-D0 by control of $\overline{\text{CMD}}$, $\overline{\text{CS}}$ and $\overline{\text{WR}}$, as shown in Figure 7-1, and the status is output from D7-D0 by control of $\overline{\text{CS}}$ and $\overline{\text{RD}}$, as shown in Figure 7-2.




Figure 7-1 Parallel input write cycle timing




Figure 7-2 Parallel input read cycle timing

7-2 Serial Input Interface

In the serial input interface, the microcomputer controls the LSI via 8 pins of \overline{RESET} , \overline{CMD} , \overline{CS} , \overline{WR} , \overline{RD} , SD, SI and SO. In parallel input, data is output from D7-D0, but in serial input, data for D7-D0 is input in serial from MSB using SD and SI.

Figure 7-3 shows the command and subcommand input timing, and Figure 7-4 shows read timing.




Figure 7-3 Serial input write cycle timing




Figure 7-4 Serial input read cycle timing

8. Channel Status

There are two types of signals to be output as channel status: \overline{BUSY} n (n = 1-8) signals and NCRn signals. These two types are selected by the NCR/ \overline{BUSY} pin. When the NCR/ \overline{BUSY} pin is at "H" level, NCR is output, and when at "L" level, \overline{BUSY} is output.

The NCR signal is the command and subcommand input status signal (Next Command Request) of each channel, and the \overline{WR} signal input is enabled at "H" level.

The \overline{BUSY} signal outputs "L" level while each channel is executing voice synthesis.

Each channel status signal is output from D7-D0 pins in parallel input interface, and from D5/S0 pins and D3/SR3-D0/SR0 pins in serial input interface by control of \overline{CS} and \overline{RD} . Table 8-1 shows the relationship between D7-D0 and channels, and Figure 8-1 shows read timing in the parallel input interface.

Data bus	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding channel	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1

Table 8-1 Correspondence between D7-D0 and channels




Figure 8-1 Read timing in parallel input interface

In serial input interface, serial output from D5/SO pins by control of \overline{CS} and \overline{RD} , and D3/SR3-D0/SR0 parallel output (constantly output) can be selected.

For serial output from D5/S0 pin, D7-D0, shown in Table 8-1, are output from MSB in serial at the rise of the SI pin when the $\overline{\text{RD}}$ pin is at "L" level. Figure 8-2 shows this timing.




Figure 8-2 Read timing in serial input interface

In serial input interface, status signals are constantly output from D3/SR3 to D0/SR0 pins. Selection of NCR and \overline{BUSY} is controlled by the NCR/ \overline{BUSY} pin. Since there are only four D3/SR3 to D0/SR0 pins, 8 channels of status signals are selected by control of the D4/UD pin. Table 8-2 shows the relationship between D4/UD pin and D3/SR3 to D0/SR0 pins.

	D4/UD="L"	D4/UD="H"
D3/SR3	Channel 4	Channel 8
D2/SR2	Channel 3	Channel 7
D1/SR1	Channel 2	Channel 6
D0/SR0	Channel 1	Channel 5

Table 8-2 Correspondence between D4/UD and D3/SR3 to D0/SR0

9. Command Data and Subcommand Data

In parallel input, command data and subcommand data are controlled by the data bus of D7-D0 pins and by \overline{CMD} , \overline{CS} and \overline{WR} control pins. In serial input, command data and subcommand data are controlled by data input/output of SD, SI and S0 pins and by \overline{CMD} , \overline{CS} and \overline{WR} control pins.

This LSI reads data to the internal register (TMP register) by executing the subcommand, and transfers data of the TMP register to the register of each command function and executes data by executing the command.

A subcommand and command are distinguished by the level of the $\overline{\text{CMD}}$ pin. "H" level indicates a subcommand, and "L" level indicates a command.

Table 9-1 shows the command data list, Table 9-2 shows details of C2-C0 of Table 9-1 (channel specification), and Table 9-3 shows subcommand data list corresponding to command data.

		D7	D6	D5	D4	D3	D2	D1	D0	Function
1	START	0	0	0	0	0	Χ	Χ	Χ	Starts playack of the channel for which data stored in the register is "H".
2	ST0P	0	0	0	0	1	Χ	Χ	Χ	Stops playback of channel for which data stored in the register is "H".
3	L00P	0	0	0	1	0	Х	Х	Χ	Repeats playback of channel for which data stored in the regiter is "H".
4	OPT	0	0	0	1	1	Χ	χ	Χ	Changes option by command.
5	MUON	0	0	1	0	0	C2	C1	CO	Inserts silence corresponding to the length of data stored in the register.
6	FADR	0	0	1	0	1	C2	C1	CO	Transfers phrase address stored in the register to the phrase register
										of the specified channel.
7	DADR	0	0	1	1	0	C2	C1	CO	Transfers the 4-byte start and stop address stored in the register to
										the start and stop address registers of the specified channel.
8	CVOL	0	0	1	1	1	C2	C1	CO	Changes volume of the specified channel to the volume of data stored
										in the register.
9	PAN	0	1	0	0	0	C2	C1	CO	Changes volume of the right and left D/A converter to volume of data
										stored in the register.

(X - - - don't care. For C1, C2 and C0, see Table 9-2.)

Table 9-1 Command Data List

C2	C1	C0	Channel control		
0	0	0	Channel 1		
0	0	1	Channel 2		
0	1	0	Channel 3		
0	1	1	Channel 4		
1	0	0	Channel 5		
1	0	1	Channel 6		
1	1	0	Channel 7		
1	1	1	Channel 8		

Table 9-2 Channel Specification List

Command	D7	D6	D5	D4	D3	D2	D1	D0	Subcommand funciton
START	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	Channel setting
ST0P	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	Channel setting
L00P	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	Channel setting
OPT	Χ	Χ	Χ	Χ	03	02	01	00	Option setting
MUON	M7	M6	M5	M4	M3	M2	M1	M0	Silence time setting
FADR	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0	Phrase address setting
DADR	SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16	(1st byte) address setting
	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	(2nd byte)
	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	(3nd byte)
	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	(4nd byte)
	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	(5nd byte)
	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	(6nd byte)
	S3	S2	S1	S0	P1	P0	Х	Χ	(7nd byte)
CVOL	Χ	Χ	Χ	Х	V3	V2	V1	V0	Volume setting
PAN	L3	L2	L1	L0	R3	R2	R1	R0	Volume setting

(X - - - don't care.)

Table 9-3 Subcommand Data List

9-1 START Command

The START command starts voice synthesis of the channel corresponding to the data stored in the TMP register. Table 9-4 shows the correspondence between data input (D7-D0) and channels. For serial input, the sequence of D7-D0 and serial input data is shown in Figure 8-2.

Data bus	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding channel	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1

Table 9-4 Correspondence between D7-D0 and Channels

When the START command is input, data stored in the TMP register is set at the start register, and voice synthesis processing starts. For example, when all "1" is written from the data bus to the TMP register and the START command is input, all channels start voice synthesis simultaneously.

Input the START command when the status signal (NCR or \overline{BUSY}) of the channel to be started is at "H". When NCR is "L", input is disabled.

Figure 9-1 shows the flowchart when the START command is input.




Figure 9-1 START Command Input Flow

9-2 STOP Command

The STOP command stops voice synthesis processing of the channel corresponding to data stored in the TMP register. Table 9-5 shows the correspondence between data input (D7-D0) and channels.

Data bus	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding channel	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1

Table 9-5 Correspondence between D7-D0 and channels

When the STOP command is input, the LSI stops processing of voice synthesis of the corresponding channel at the rise of the $\overline{\rm WR}$ pulse. When voice synthesis stops, the PCM value of that channel is cleared to $1/2 V_{DD}$, and the NCR and \overline{BUSY} channel status signals become "H".

When "H" has been set at the START register, the START register is cleared to "L".

9-3 **LOOP Command**

The LOOP command repeats a playback of voice synthesis of the channel corresponding to data stored in the TMP registers. Table 9-6 shows the correspondence between data input (D7-D0) and channels.

Data bus	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding channel	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1

Table 9-6 Correspondence between D7-D0 and channels

When the LOOP command is input, the LSI writes data of the TMP register to the LOOP register at rise of WR pulse, and repeats a playback of the channel where "H" is set. Once "H" is set at the LOOP register, playback continues until "L" is set from the outside. If the edit function has been used for a phrase address, the edited voice is repeatedly played back.

To end a repeating playback, set the register of the channel to end the repeat to "L" using the LOOP command again. When the register is set to "L", repeating ends with the current playback phrase. If the START register has been set to continue the playback of another phrase, another phrase is played back continuously after repeating ends.

Figure 9-2 shows an example.




Figure 9-2 LOOP Command Execution Example

9-4 OPT Command

The OPT command changes the setting inside the LSI according to data stored in the TMP register. Table 9-7 shows the correspondence between data input (D7 to D0) and options.

D4	D3	Option
0	0	Sets volume of all channels to V _{DD(P-P)} .
0	1	Sets volume of all channels to 1/2V _{DD(P-P)} .
1	0	Sets volume of all channels to 1/4V _{DD(P-P)} .
1	1	Sets volume of all channels to 1/8V _{DD(P-P)} .

D2	Option					
0	Executes oversampling.					
1	Does not execute oversampling.					

D1	Option						
0	Executes 2nd oversampling.						
1	Executes 1st oversampling.						

D0	Option						
0	Output via a voltage follower.						
1	Output directly from the D/A converter.						

(Input "L" to D7-D4.)

Table 9-7 Correspondence between D7-D0 and options

When the OPT command is input, the LSI changes the option at the rising edge of the \overline{WR} pulse. When power is turned on, or when the \overline{RESET} pulse is input, the registers corresponding to D3-D0 have been set to "L".

If the option is changed when voice synthesis is in execution, voice quality may change. Oki recommends to set the option after power is turned on or after RESET is input.

1) Volume Option

Volume can be set by the CVOL command and PAN command, but a waveform may be clamped when channel synthesis is executed.

If the CVOL command and PAN command are used to prevent a waveform from being clamped, the number of steps used for actual volume decreases, and effective voice synthesis may not be performed.

If it is known that a waveform will be clamped, this option can set the volume of all channels to low, so that the number of steps of the volume can be utilized to the maximum level.

2) Oversampling

This LSI has a built-in oversampling circuit. This oversampling system evenly generates four times more points of sampling frequencies.

When power is turned on or if the $\overline{\text{RESET}}$ pulse is input, those pulses have been set to pass through the oversampling circuit. If oversampling is unnecessary, change this setting by the OPT command.

3) Analog Output

When power is turned on, it has been set that the output of the D/A converter is output via the voltage follower. To change this setting, use the OPT command.

The output impedance of analog signals being output via the voltage follower is about 500Ω . The output impedance of analog signals directly output from the D/A converter is about $30k\Omega$.

9-5 MUON Command

The MUON command inserts silence into the specified channel at the rise of the \overline{WR} pulse. The length of silence is according to the size of data stored in the TMP register.

The length of silence data is input in advance, before executing the MUON command. Silence length can be set for 255 steps, 4 ms to 1024 ms, in 4 ms intervals. Silence time can be set as follows.

$$t_{mu} = (2^7 \times (D7) + 2^6 \times (D6) + 2^5 \times (D5) + 2^4 \times (D4) + 2^3 \times (D3) + 2^2 \times (D2) + 2^1 \times (D1) + 2^0 \times (D0) \times 4.096 \text{ ms}$$

The operation of the MUON command is similar to the START command to start voice synthesis. When the MUON command is input, "H" is set to the START register, and NCR and \overline{BUSY} signals becomes "L".

If the MUON command is input when voice synthesis is in execution, silence time is inserted after voice synthesis ends.

Input the MUON command when the status signal (NCR or \overline{BUSY}) of the channel to start voice synthesis is at "H". When NCR is "L", input is disabled.

Figure 9-3 shows a flow chart example when the MUON command is input.




Figure 9-3 MUON Command Input Flow

9-6 FADR Command

The FADR command transfers data stored in the TMP register to the phrase address register of the corresponding channel at the rise of the \overline{WR} pulse.

For the phrase address, the user specification phrases have been set by an analysis tool, and the playback system, sampling frequency and start and stop address of voice data have been registered to the address management area.

When the phrase address is set and the START command is input, the LSI reads data of the address management area, and starts voice synthesis.

Since the phrase address is set by D7-D0, a maximum of 256 phrases can be set. The edit function can be used for phrase addresses, so not only one phrase but combinations with other phrases are possible.

9-7 DADR Command

The DADR command transfers data stored in the TMP (1-7) register to the start and stop address register of the corresponding channel at the rise of the \overline{WR} pulse.

For the direct address, the playback system, sampling frequency, and start and stop address of voice data is directly input from the microcomputer without using the address management area

Direct address playback system is available with channel 1 to 4, and not available with channel 5 to 8.

Since the phrases that can be set at a phrase address is a maximum of 256, if voice data exceeds 256 phrases, use this command. Data on the playback system, sampling frequency, and start and stop address of voice data is displayed when an analysis tool is used.

Data on the playback system, sampling frequency, and start and stop address of voice data is input to the TMP1 to TMP7 registers divided in 7 steps, unlike the data input of other commands. Figure 9-4 shows the input method.




Figure 9-4 DADR Input Timing

As Figure 9-4 shows, $\overline{\text{CS}}$ and $\overline{\text{WR}}$ pulses are input 7 times when $\overline{\text{CMD}}$ is in "H" status, to input data to the TMP1 to TMP7 registers. The LSI increments the registers at the rise of the $\overline{\text{WR}}$ pulse when $\overline{\text{CMD}}$ is "H". $\overline{\text{CMD}}$ must not be "L" while inputting data. When $\overline{\text{CMD}}$ becomes "L" while inputting data, the increment of registers is cleared.

Table 9-8 shows the configuration of data to be input to TMP1 to TMP7 registers.

	D7	D6	D5	D4	D3	D2	D1	D0
TMP1 register	A23	A22	A21	A20	A19	A18	A17	A16
TMP2 register	A15	A14	A13	A12	A11	A10	A9	A8
TMP3 register	A7	A6	A5	A4	A3	A2	A1	A0
TMP4 register	T23	T22	T21	T20	T19	T18	T17	T16
TMP5 register	T15	T14	T13	T12	T11	T10	T9	T8
TMP6 register	T7	T6	T5	T4	T3	T2	T1	T0
TMP7 register	S3	S2	S1	S0	P1	P0	0	0

Table 9-8 TMP Register Data Configuration

Input the start address of voice data to TMP1 to TMP3 registers. Input the stop address of voice data to TMP4 to TMP6 registers.

Input the playback system and sampling frequency to the TMP7 register. Table 9-9 shows the input data configuration of the playback system and sampling frequency.

S3	S2	S1	S0	
0	0	0	0	Sampling frequency 4.0kHz
0	0	0	1	Sampling frequency 8.0kHz
0	0	1	0	Sampling frequency 16.0kHz
0	0	1	1	Sampling frequency 32.0kHz
0	1	0	1	Sampling frequency 6.4kHz
0	1	1	0	Sampling frequency 12.8kHz
0	1	1	1	Sampling frequency 25.6kHz
1	0	0	1	Sampling frequency 5.3kHz
1	0	1	0	Sampling frequency 10.6kHz
1	0	1	1	Sampling frequency 21.3kHz

P1	P0	
0	0	Playback system: 4-bit ADPCM
0	1	Playback system: 4-bit ADPCM2
1	0	Playback system: 8-bit non-linearPCM
1	1	Playback system: 8-bit straight PCM

Table 9-9 Data Configuration of Playback System and Sampling Frequency

9-8 CVOL Command

The CVOL command adjusts the volume of the specified channel to the volume which corresponds to the size of data stored in the TMP register at the rise of the \overline{WR} pulse.

Volume can be set in 16 steps up to -30 dB in -2dB step units. Set data as shown in Table 9-10.

D3	D2	D1	D0	Volume (dB)
0	0	0	0	0dB
0	0	0	1	−2dB
0	0	1	0	–4dB
0	0	1	1	−6dB
0	1	0	0	–8dB
0	1	0	1	-10dB
0	1	1	0	-12dB
0	1	1	1	-14dB
1	0	0	0	-16dB
1	0	0	1	-18dB
1	0	1	0	-20dB
1	0	1	1	-22dB
1	1	0	0	-24dB
1	1	0	1	-26dB
1	1	1	0	-28dB
1	1	1	1	-30dB

(D7-D4: Don't care)

Table 9-10 Volume Setting Data Configuration

When power is turned on and the \overline{RESET} pulse is input, all channels are set to 0dB.

9-9 PAN Command

The PAN command adjusts the volume of the specified channel for the left and right respectively, to the volume which corresponds to the size of data stored in the TMP register at the rise of the \overline{WR} pulse.

This command enables stereo output.

When volume is controlled by the OPT command and CVOL command, volume to be output is the volume stored in ROM multiplied by volume set by the OPT command, CVOL command, and PAN command respectively. This volume is output from LDAO and RDAO.


Volume can be set in 16 steps up to –30 dB in –2 dB step units. Set data as shown in Table 9-11.

D7	D6	D5	D4	Volume at left side
D3	D2	D1	D0	Volume at right side
0	0	0	0	0dB
0	0	0	1	−2dB
0	0	1	0	–4dB
0	0	1	1	−6dB
0	1	0	0	−8dB
0	1	0	1	-10dB
0	1	1	0	-12dB
0	1	1	1	-14dB
1	0	0	0	-16dB
1	0	0	1	-18dB
1	0	1	0	-20dB
1	0	1	1	-22dB
1	1	0	0	-24dB
1	1	0	1	-26dB
1	1	1	0	-28dB
1	1	1	1	-30dB

Table 9-11 PAN Data Configuration

PACKAGE DIMENSIONS





Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).