FUJITSU SEMICONDUCTOR
DATA SHEET

DS05-20819-3E

FLASH MEMORY

CMOS

8M (1M × 8/512K × 16) BIT

MBM29LV800T-10/-12/MBM29LV800B-10/-12

PRELIMINARY

■ FEATURES

- **Single 3.0 V read, program, and erase**
  Minimizes system level power requirements
- **Compatible with JEDEC-standard commands**
  Uses same software commands as E^2PROMs
- **Compatible with JEDEC-standard world-wide pinouts**
  48-pin TSOP (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type)
  44-pin SOP (Package suffix: PF)
  46-pin SON (Package suffix: PN)
- **Minimum 100,000 program/erase cycles**
- **High performance**
  100 ns maximum access time
- **Sector erase architecture**
  One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes.
  Any combination of sectors can be concurrently erased. Also supports full chip erase.
- **Boot Code Sector Architecture**
  T = Top sector
  B = Bottom sector
- **Embedded Erase™ Algorithms**
  Automatically pre-programs and erases the chip or any sector
- **Embedded Program™ Algorithms**
  Automatically writes and verifies data at specified address
- **$\overline{\text{Data}}$ Polling and Toggle Bit feature for detection of program or erase cycle completion**
- **Ready-Busy output (RY/$\overline{\text{BY}}$)**
  Hardware method for detection of program or erase cycle completion
- **Automatic sleep mode**
  When addresses remain stable, automatically switch themselves to low power mode.
- **Low V_{CC} write inhibit ≤ 2.5 V**
- **Erase Suspend/Resume**
  Suspends the erase operation to allow a read in another sector within the same device

(Continued)

Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

This Material Copyrighted By Its Respective Manufacturer

(Continued)

- **Sector protection**
  Hardware method disables any combination of sectors from program or erase operations
- **Temporary sector unprotection**
  Hardware method temporarily enables any combination of sectors from program or erase operations.

■ PACKAGE

48-pin Plastic TSOP (I)



(FPT-48P-M19)

48-pin Plastic TSOP (I)



(FPT-48P-M20)

44-pin Plastic SOP



(FPT-44P-M16)

46-pin Plastic SON



(LCC-46P-M02)

This Material Copyrighted By Its Respective Manufacturer

■ DESCRIPTION

The MBM29LV800T/B are a 8M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each. The MBM29LV800T/B are offered in a 48-pin TSOP, 44-pin SOP and 46-pin SON packages. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV800T/B offer access times 100 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ($\overline{CE}$), write enable ($\overline{WE}$), and output enable ($\overline{OE}$) controls.

The MBM29LV800T/B are pin and command set compatible with JEDEC standard E^2PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV800T/B are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV800T/B are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by $\overline{Data}$ Polling of DQ_7, by the Toggle Bit feature on DQ_6, or the RY/$\overline{BY}$ output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E2PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV800T/B memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

This Material Copyrighted By Its Respective Manufacturer

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.



MBM29LV800T Sector Architecture



MBM29LV800B Sector Architecture

This Material Copyrighted By Its Respective Manufacturer

■ PRODUCT SELECTOR GUIDE

Part No.			MBM29LV800T/MBM29LV800B	
Ordering Part No.	V_{CC} = 3.3 V	+0.3 V −0.3 V	-10	—
	V_{CC} = 3.0 V	+0.6 V −0.3 V	—	-12
Max. Address Access Time (ns)			100	120
Max. $\overline{CE}$ Access Time (ns)			100	120
Max. $\overline{OE}$ Access Time (ns)			40	50

■ BLOCK DIAGRAM



This Material Copyrighted By Its Respective Manufacturer

■ PIN ASSIGNMENTS



This Material Copyrighted By Its Respective Manufacturer

(Continued)



This Material Copyrighted By Its Respective Manufacturer

■ LOGIC SYMBOL



Table 1 MBM29LV800T/800B Pin Configuration

Pin	Function
A_{-1}, A_0 to A_{18}	Address Inputs
DQ_0 to DQ_{15}	Data Inputs/Outputs
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
RY/$\overline{BY}$	Ready-Busy Output
$\overline{RESET}$	Hardware Reset Pin/Temporary Sector Unprotection
$\overline{BYTE}$	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
V_{SS}	Device Ground
V_{CC}	Device Power Supply

This Material Copyrighted By Its Respective Manufacturer

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



This Material Copyrighted By Its Respective Manufacturer

Table 2 MBM29LV800T/800B User Bus Operations ($\overline{BYTE}$ = V_{IH})

Operation	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	A_0	A_1	A_6	A_9	DQ_0 to DQ_{15}	$\overline{RESET}$
Auto-Select Manufacturer Code (1)	L	L	H	L	L	L	V_{ID}	Code	H
Auto-Select Device Code (1)	L	L	H	H	L	L	V_{ID}	Code	H
Read (3)	L	L	H	A_0	A_1	A_6	A_9	D_{OUT}	H
Standby	H	X	X	X	X	X	X	HIGH-Z	H
Output Disable	L	H	H	X	X	X	X	HIGH-Z	H
Write (Program/Erase)	L	H	L	A_0	A_1	A_6	A_9	D_{IN}	H
Enable Sector Protection (2), (4)	L	V_{ID}	⎍	X	X	L	V_{ID}	X	H
Verify Sector Protection (2), (4)	L	L	H	L	H	L	V_{ID}	Code	H
Temporary Sector Unprotection	X	X	X	X	X	X	X	X	V_{ID}
Reset (Hardware)/Standby	X	X	X	X	X	X	X	HIGH-Z	L

Table 3 MBM29LV800T/800B User Bus Operations ($\overline{BYTE}$ = V_{IL})

Operation	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	DQ15/ A_{-1}	A_0	A_1	A_6	A_9	DQ_0 to DQ_7	$\overline{RESET}$
Auto-Select Manufacturer Code (1)	L	L	H	L	L	L	L	V_{ID}	Code	H
Auto-Select Device Code (1)	L	L	H	L	H	L	L	V_{ID}	Code	H
Read (3)	L	L	H	A_{-1}	A_0	A_1	A_6	A_9	D_{OUT}	H
Standby	H	X	X	X	X	X	X	X	HIGH-Z	H
Output Disable	L	H	H	X	X	X	X	X	HIGH-Z	H
Write (Program/Erase)	L	H	L	A_{-1}	A_0	A_1	A_6	A_9	D_{IN}	H
Enable Sector Protection (2), (4)	L	V_{ID}	⎍	X	X	X	L	V_{ID}	X	H
Verify Sector Protection (2), (4)	L	L	H	L	L	H	L	V_{ID}	Code	H
Temporary Sector Unprotection	X	X	X	X	X	X	X	X	X	V_{ID}
Reset (Hardware)/Standby	X	X	X	X	X	X	X	X	HIGH-Z	L

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}, ⎍ = Pulse input. See DC Characteristics for voltage levels.

Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 7.
2. Refer to the section on Sector Protection.
3. $\overline{WE}$ can be V_{IL} if $\overline{OE}$ is V_{IL}, $\overline{OE}$ at V_{IH} initiates the write operations.
4. V_{CC} = 3.0 V ± 10%

This Material Copyrighted By Its Respective Manufacturer

■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV800T/B have two control functions which must be satisfied in order to obtain data at the outputs. $\overline{CE}$ is the power control and should be used for a device selection. $\overline{OE}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable $\overline{CE}$ to valid data at the output pins. The output enable access time is the delay from the falling edge of $\overline{OE}$ to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC}-t_{OE} time.)

Standby Mode

There are two ways to implement the standby mode on the MBM29LV800T/B devices, one using both the $\overline{CE}$ and $\overline{RESET}$ pins; the other via the $\overline{RESET}$ pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{CE}$ and $\overline{RESET}$ inputs both held at $V_{CC} \pm 0.3$ V. Under this condition the current consumed is less than 5 μA. The device can be read with standard access time (t_{CE}) from either of these standby modes.

When using the $\overline{RESET}$ pin only, a CMOS standby mode is achieved with $\overline{RESET}$ input held at $V_{SS} \pm 0.3$ V ($\overline{CE}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μA. Under this condition the current required is reduced to less than 250 μA. Once the $\overline{RESET}$ pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the $\overline{OE}$ input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV800T/800B data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV800T/800B automatically switch themselves to low power mode when MBM29LV800T/800B addresses remain stably during access fine of 300 ns. It is not necessary to control $\overline{CE}$, $\overline{WE}$, and $\overline{OE}$ on the mode. Under the mode, the current consumed is typically 1 μA (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV800T/800B read-out the data for changed addresses.

Output Disable

With the $\overline{OE}$ input at a logic high level (V_{IH}), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9. Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH}. All addresses are DON'T CARES except A_0, A_1, A_6, and A_{-1}. (See Table 4.1.)

This Material Copyrighted By Its Respective Manufacturer

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV800T/B are erased or programmed in a system without access to high voltage on the A_9 pin. The command sequence is illustrated in Table 7. (Refer to Autoselect Command section.)

$A_0 = V_{IL}$ represents the manufacturer's code (Fujitsu = 04H) and ($A_0 = V_{IH}$) represents the device identifier code (MBM29LV800T = DAH and MBM29LV800B = 5BH for x8 mode; MBM29LV800T = 22DAH and MBM29LV800B = 225BH for x16 mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufacturer and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL}. (See Tables 4.1 and 4.2.)

Table 4 .1 MBM29LV800T/800B Sector Protection Verify Autoselect Codes

Type			A_{12} to A_{18}	A_6	A_1	A_0	A_{-1}*1	Code (HEX)
Manufacturer's Code			X	V_{IL}	V_{IL}	V_{IL}	V_{IL}	04H
Device Code	MBM29LV800T	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	DAH
		Word					X	22DAH
	MBM29LV800B	Byte	X	V_{IL}	V_{IL}	V_{IH}	V_{IL}	5BH
		Word					X	225BH
Sector Protection			Sector Addresses	V_{IL}	V_{IH}	V_{IL}	V_{IL}	01H*2

*1: A_{-1} is for Byte mode.

*2: Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

Table 4 .2 Expanded Autoselect Code Table

Type		Code	DQ_{15}	DQ_{14}	DQ_{13}	DQ_{12}	DQ_{11}	DQ_{10}	DQ_9	DQ_8	DQ_7	DQ_6	DQ_5	DQ_4	DQ_3	DQ_2	DQ_1	DQ_0
Manufacturer's Code		04H	A_{-1}/0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code	MBM29LV800T (B)	DAH	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	0	1	1	0	1	0
	(W)	22DAH	0	0	1	0	0	0	1	0	1	1	0	1	1	0	1	0
	MBM29LV800B (B)	5BH	A_{-1}	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	1	1	0	1	1
	(W)	225BH	0	0	1	0	0	0	1	0	0	1	0	1	1	0	1	1
Sector Protection		01H	A_{-1}/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode
(W): Word mode

This Material Copyrighted By Its Respective Manufacturer

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing $\overline{WE}$ to V_{IL}, while $\overline{CE}$ is at V_{IL} and $\overline{OE}$ is at V_{IH}. Addresses are latched on the falling edge of $\overline{WE}$ or $\overline{CE}$, whichever happens later; while data is latched on the rising edge of $\overline{WE}$ or $\overline{CE}$, whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV800T/B feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shiping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin $\overline{OE}$, (suggest V_{ID} = 11.5 V), $\overline{CE}$ = V_{IL}, and A_6 = V_{IL}. The sector addresses (A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the $\overline{WE}$ pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the $\overline{WE}$ pulse. Refer to figures 15 and 22 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with $\overline{CE}$ and $\overline{OE}$ at V_{IL} and $\overline{WE}$ at V_{IH}. Scanning the sector addresses (A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) while (A_6, A_1, A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ_0 for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A_0, A_1, and A_6 are DON'T CARE. Address locations with A_1 = V_{IL} are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) are the desired sector address will produce a logical "1" at DQ_0 for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV800T/B devices in order to change data. The Sector Unprotection mode is activated by setting the $\overline{RESET}$ pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the $\overline{RESET}$ pin, all the previously protected sectors will be protected again. Refer to Figures 15 and 22.

$\overline{RESET}$

Hardware Reset

The MBM29LV800T/B devices may be reset by driving the $\overline{RESET}$ pin to V_{IL}. The $\overline{RESET}$ pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 µs after the $\overline{RESET}$ pin is driven low. Furthermore, once the $\overline{RESET}$ pin goes high, the devices require an additional tRH = 50 ns before it will allow read access. When the $\overline{RESET}$ pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If

This Material Copyrighted By Its Respective Manufacturer

a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/$\overline{BY}$ output signal should be ignored during the $\overline{RESET}$ pulse. Refer to Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

This Material Copyrighted By Its Respective Manufacturer

Table 5 Sector Address Tables (MBM29LV800T)

Sector Address	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	X	X	X	00000H to 0FFFFH	00000H to 07FFFH
SA1	0	0	0	1	X	X	X	10000H to 1FFFFH	08000H to 0FFFFH
SA2	0	0	1	0	X	X	X	20000H to 2FFFFH	10000H to 17FFFH
SA3	0	0	1	1	X	X	X	30000H to 3FFFFH	18000H to 1FFFFH
SA4	0	1	0	0	X	X	X	40000H to 4FFFFH	20000H to 27FFFH
SA5	0	1	0	1	X	X	X	50000H to 5FFFFH	28000H to 2FFFFH
SA6	0	1	1	0	X	X	X	60000H to 6FFFFH	30000H to 37FFFH
SA7	0	1	1	1	X	X	X	70000H to 7FFFFH	38000H to 3FFFFH
SA8	1	0	0	0	X	X	X	80000H to 8FFFFH	40000H to 47FFFH
SA9	1	0	0	1	X	X	X	90000H to 9FFFFH	48000H to 4FFFFH
SA10	1	0	1	0	X	X	X	A0000H to AFFFFH	50000H to 57FFFH
SA11	1	0	1	1	X	X	X	B0000H to BFFFFH	58000H to 5FFFFH
SA12	1	1	0	0	X	X	X	C0000H to CFFFFH	60000H to 67FFFH
SA13	1	1	0	1	X	X	X	D0000H to DFFFFH	68000H to 6FFFFH
SA14	1	1	1	0	X	X	X	E0000H to EFFFFH	70000H to 77FFFH
SA15	1	1	1	1	0	X	X	F0000H to F7FFFH	78000H to 7BFFFH
SA16	1	1	1	1	1	0	0	F8000H to F9FFFH	7C000H to 7CFFFH
SA17	1	1	1	1	1	0	1	FA000H to FBFFFH	7D000H to 7DFFFH
SA18	1	1	1	1	1	1	X	FC000H to FFFFFH	7E000H to 7FFFFH

This Material Copyrighted By Its Respective Manufacturer

Table 6 Sector Address Tables (MBM29LV800B)

Sector Address	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	0	X	00000H to 03FFFH	00000H to 01FFFH
SA1	0	0	0	0	0	1	0	04000H to 05FFFH	02000H to 02FFFH
SA2	0	0	0	0	0	1	1	06000H to 07FFFH	03000H to 03FFFH
SA3	0	0	0	0	1	X	X	08000H to 0FFFFH	04000H to 07FFFH
SA4	0	0	0	1	X	X	X	10000H to 1FFFFH	08000H to 0FFFFH
SA5	0	0	1	0	X	X	X	20000H to 2FFFFH	10000H to 17FFFH
SA6	0	0	1	1	X	X	X	30000H to 3FFFFH	18000H to 1FFFFH
SA7	0	1	0	0	X	X	X	40000H to 4FFFFH	20000H to 27FFFH
SA8	0	1	0	1	X	X	X	50000H to 5FFFFH	28000H to 2FFFFH
SA9	0	1	1	0	X	X	X	60000H to 6FFFFH	30000H to 37FFFH
SA10	0	1	1	1	X	X	X	70000H to 7FFFFH	38000H to 3FFFFH
SA11	1	0	0	0	X	X	X	80000H to 8FFFFH	40000H to 47FFFH
SA12	1	0	0	1	X	X	X	90000H to 9FFFFH	48000H to 4FFFFH
SA13	1	0	1	0	X	X	X	A0000H to AFFFFH	50000H to 57FFFH
SA14	1	0	1	1	X	X	X	B0000H to BFFFFH	58000H to 5FFFFH
SA15	1	1	0	0	X	X	X	C0000H to CFFFFH	60000H to 67FFFH
SA16	1	1	0	1	X	X	X	D0000H to DFFFFH	68000H to 6FFFFH
SA17	1	1	1	0	X	X	X	E0000H to EFFFFH	70000H to 77FFFH
SA18	1	1	1	1	X	X	X	F0000H to FFFFFH	78000H to 7FFFFH

This Material Copyrighted By Its Respective Manufacturer

Table 7 MBM29LV800T/800B Command Definitions

Command Sequence		Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
			Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word	1	XXXH	F0H	—	—	—	—	—	—	—	—	—	—
	Byte													
Read/Reset	Word	3	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD	—	—	—	—
	Byte		AAAAH		5555H		AAAAH							
Autoselect	Word	3	5555H	AAH	2AAAH	55H	5555H	90H	—	—	—	—	—	—
	Byte		AAAAH		5555H		AAAAH							
Program	Word	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD	—	—	—	—
	Byte		AAAAH		5555H		AAAAH							
Chip Erase	Word	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
	Byte		AAAAH		5555H		AAAAH		AAAAH		5555H		AAAAH	
Sector Erase	Word	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA	30H
	Byte		AAAAH		5555H		AAAAH		AAAAH		5555H			
Sector Erase Suspend			Erase can be suspended during sector erase with Addr. ("H" or "L"). Data (B0H)											
Sector Erase Resume			Erase can be resumed after suspend with Addr. ("H" or "L"). Data (30H)											

Notes: 1. Address bits A_{15} to A_{18} = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)

2. Bus operations are defined in Tables 2 and 3.
3. RA = Address of the memory location to be read
   PA = Address of the memory location to be programmed
   Addresses are latched on the falling edge of the $\overline{WE}$ pulse.
   SA = Address of the sector to be erased. The combination of A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12} will uniquely select any sector.
4. RD = Data read from location RA during read operation.
   PD = Data to be programmed at location PA. Data is latched on the falling edge of $\overline{WE}$.
5. The system should generate the following address patterns:
   Word Mode: 5555H or 2AAAH to addresses A_0 to A_{14}
   Byte Mode: AAAAH or 5555H to addresses A_{-1} and A_0 to A_{14}
6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ_0 to DQ_7 and DQ_8 to DQ_{15} bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits (DQ_5 = 1) to read/reset mode, the read/reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

This Material Copyrighted By Its Respective Manufacturer

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A_9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for x16(XX02H for x8) returns the device code (MBM29LV800T = DAH and MBM29LV800B = 5BH for x8 mode; MBM29LV800T = 22DAH and MBM29LV800B = 225BH for x16 mode). (See Tables 4.1 and 4.2.)

All manufacturer and device codes will exhibit odd parity with DQ_7 defined as the parity bit.
Sector state (protection or unprotection) will be informed by address XX02H for x16 (XX04H for x8).
Scanning the sector addresses (A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}, and A_{12}) while (A_6, A_1, A_0) = (0, 1, 0) will produce a logical "1" at device output DQ_0 for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the read/reset command sequence into the register and also to write the autoselect command during the operation, execute it after writing read/reset command sequence.

Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever happens later and the data is latched on the rising edge of $\overline{CE}$ or $\overline{WE}$, whichever happens first. The rising edge of $\overline{CE}$ or $\overline{WE}$ (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 8, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, $\overline{Data}$ Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 18 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

This Material Copyrighted By Its Respective Manufacturer

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{WE}$ pulse in the command sequence and terminates when the data on DQ_7 is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 19 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of $\overline{WE}$, while the command (Data=30H) is latched on the rising edge of $\overline{WE}$. After time-out of 50 µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 µs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 µs from the rising edge of the last $\overline{WE}$ will initiate the execution of the Sector Erase command(s). If another falling edge of the $\overline{WE}$ occurs within the 50 µs time-out window the timer is reset. (Monitor DQ_3 to determine if the sector erase timer window is still open, see section DQ_3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 µs time out from the rising edge of the $\overline{WE}$ pulse for the last sector erase command pulse and terminates when the data on DQ_7 is "1" (See Write Operation Status section.) at which time the devices return to the read mode. $\overline{Data}$ polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

Figure 19 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase

This Material Copyrighted By Its Respective Manufacturer

operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μs to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/$\overline{BY}$ output pin and the DQ_7 bit will be at logic "1", and DQ_6 will stop toggling. The user must use the address of the erasing sector for reading DQ_6 and DQ_7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ_2 to toggle. (See the section on DQ_2.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended program operation is detected by the RY/$\overline{BY}$ output pin, $\overline{Data}$ polling of DQ_7, or by the Toggle Bit I (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

This Material Copyrighted By Its Respective Manufacturer

Write Operation Status

Table 8 Hardware Sequence Flags

Status			DQ_7	DQ_6	DQ_5	DQ_3	DQ_2
In Progress	Embedded Program Algorithm		$\overline{DQ_7}$	Toggle	0	0	1
	Embedded Erase Algorithm		0	Toggle	0	1	Toggle
	Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	$\overline{DQ_7}$	Toggle (Note 1)	0	0	1 (Note 2)
Exceeded Time Limits	Embedded Program Algorithm		$\overline{DQ_7}$	Toggle	1	0	1
	Embedded Erase Algorithm		0	Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	$\overline{DQ_7}$	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ_6 to toggle.
2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ_2 bit. However, successive reads from the erase-suspended sector will cause DQ_2 to toggle.
3. DQ_0 and DQ_1 are reserve pins for future use.
4. DQ_4 is Fujitsu internal use only.

DQ_7

$\overline{\text{Data}}$ Polling

The MBM29LV800T/B devices feature $\overline{\text{Data}}$ Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ_7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ_7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ_7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ_7 output. The flowchart for $\overline{\text{Data}}$ Polling (DQ_7) is shown in Figure 20.

For chip erase and sector erase, the $\overline{\text{Data}}$ Polling is valid after the rising edge of the sixth $\overline{WE}$ pulse in the six write pulse sequence. $\overline{\text{Data}}$ Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV800T/B data pins (DQ_7) may change asynchronously while the output enable ($\overline{OE}$) is asserted low. This means that the devices are driving status information on DQ_7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ_7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ_7 has a valid data, the data outputs on DQ_0 to DQ_6 may be still invalid. The valid data on DQ_0 to DQ_7 will be read on the successive read attempts.

The $\overline{\text{Data}}$ Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 8.)

See Figure 9 for the $\overline{\text{Data}}$ Polling timing specifications and diagrams.

This Material Copyrighted By Its Respective Manufacturer

DQ_6

Toggle Bit I

The MBM29LV800T/B also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ($\overline{OE}$ toggling) data from the devices will result in DQ_6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ_6 will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth $\overline{WE}$ pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth $\overline{WE}$ pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 µs and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 µs and then drop back into read mode, having changed none of the data.

Either $\overline{CE}$ or $\overline{OE}$ toggling will cause the DQ_6 to toggle. In addition, an Erase Suspend/Resume command will cause DQ_6 to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. $\overline{Data}$ Polling is the only operating function of the devices under this condition. The $\overline{CE}$ circuit will partially power down the device under these conditions (to approximately 2 mA). The $\overline{OE}$ and $\overline{WE}$ pins will control the output disable functions as described in Tables 2 and 3.

If this failure condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the deveice, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device.

If this failure condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad.

If this failure condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused. (Other sectors are still functional and can be reused.)

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the devices have exceeded timing limits, the DQ5 bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used.

This Material Copyrighted By Its Respective Manufacturer

DQ_3

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ_3 will remain low until the time-out is complete. $\overline{\text{Data}}$ Polling and Toggle Bit are valid after the initial sector erase command sequence.

If $\overline{\text{Data}}$ Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ_3 may be used to determine if the sector erase timer window is still open. If DQ_3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by $\overline{\text{Data}}$ Polling or Toggle Bit I. If DQ_3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ_3 prior to and following each subsequent Sector Erase command. If DQ_3 were high on the second status check, the command may not have been accepted.

Refer to Table 8: Hardware Sequence Flags.

DQ_2

Toggle Bit II

This toggle bit II, along with DQ_6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7, is summarized as follows:

Mode	DQ_7	DQ_6	DQ_2
Program	$\overline{DQ_7}$	toggles	1
Erase	0	toggles	toggles
Erase Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	toggles
Erase Suspend Program	$\overline{DQ_7}$ (Note 2)	toggles	1 (Note 2)

Notes: 1. These status flags apply when outputs are read from a sector that has been erase-suspended.
2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

For example, DQ_2 and DQ_6 can be used together to determine the erase-suspend-read mode (DQ_2 toggles while DQ_6 does not). See also Table 8 and Figure 17.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the devices are in the erase mode, DQ_2 toggles if this bit is read from the erasing sector.

This Material Copyrighted By Its Respective Manufacturer

RY/$\overline{BY}$

Ready/Busy

The MBM29LV800T/B provide a RY/$\overline{BY}$ open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/$\overline{BY}$ pin is low, the devices will not accept any additional program or erase commands. If the MBM29LV800T/B are placed in an Erase Suspend mode, the RY/$\overline{BY}$ output will be high. Also, since this is an open drain output, many RY/$\overline{BY}$ pins can be tied together in parallel with a pull up resistor to V_{CC}.

During programming, the RY/$\overline{BY}$ pin is driven low after the rising edge of the fourth $\overline{WE}$ pulse. During an erase operation, the RY/$\overline{BY}$ pin is driven low after the rising edge of the sixth $\overline{WE}$ pulse. The RY/$\overline{BY}$ pin will indicate a busy condition during the $\overline{RESET}$ pulse. Refer to Figure 11 and 12 for a detailed timing diagram.

Since this is an open-drain output, several RY/$\overline{BY}$ pins can be tied together in parallel with a pull-up resistor to V_{CC}.

Byte/Word Configuration

The $\overline{BYTE}$ pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29LV800T/B devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ_0 to DQ_{15}. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ_{15}/A_{-1} pin becomes the lowest address bit and DQ_8 to DQ_{14} bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ_0 to DQ_7 and the DQ_8 to DQ_{15} bits are ignored. Refer to Figures 13 and 14 for the timing diagram.

Data Protection

The MBM29LV800T/B are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form V_{CC} power-up and power-down transitions or system noise.

Low V_{CC} Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than 2.3 V (typically 2.4 V). If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on $\overline{OE}$, $\overline{CE}$, or $\overline{WE}$ will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle $\overline{CE}$ and $\overline{WE}$ must be a logical zero while $\overline{OE}$ is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of $\overline{WE}$. The internal state machine is automatically reset to the read mode on power-up.

This Material Copyrighted By Its Respective Manufacturer

Handling of SON Package

The metal portion of marking side is connected with internal chip electrically. Please pay attention not to occur electrical connection during operation. In worst case, it may be caused permanent damage to device or system by excessive current.

This Material Copyrighted By Its Respective Manufacturer

■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	–25°C to +85°C
Voltage with respect to Ground All pins except A_9, $\overline{OE}$, $\overline{RESET}$ (Note 1)	–0.5 V to V_{CC}+0.5 V
V_{CC} (Note 1)	–0.5 V to +5.5 V
A_9, $\overline{OE}$, and $\overline{RESET}$ (Note 2)	–0.5 V to +13.0 V

Notes: 1. Minimum DC voltage on input or I/O pins are –0.5 V. During voltage transitions, inputs may negative overshoot V_{SS} to –2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are V_{CC} +0.5 V. During voltage transitions, outputs may positive overshoot to V_{CC} +2.0 V for periods of up to 20 ns.

2. Minimum DC input voltage on A_9, $\overline{OE}$ and $\overline{RESET}$ pins are –0.5 V. During voltage transitions, A9, $\overline{OE}$ and $\overline{RESET}$ pins may negative overshoot V_{SS} to –2.0 V for periods of up to 20 ns. Maximum DC input voltage on A_9, $\overline{OE}$ and $\overline{RESET}$ pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Commercial Devices

Ambient Temperature (T_A)	0°C to +70°C

V_{CC} Supply Voltages

V_{CC} for MBM29LV800T-12/B-12	+2.7 V to +3.6 V
V_{CC} for MBM29LV800T-10/B-10	+3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the devices are guaranteed.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

This Material Copyrighted By Its Respective Manufacturer

■ MAXIMUM OVERSHOOT



Figure 1 Maximum Negative Overshoot Waveform



Figure 2 Maximum Positive Overshoot Waveform



*: This waveform is applied for A_9, $\overline{OE}$, and $\overline{RESET}$.

Figure 3 Maximum Positive Overshoot Waveform

This Material Copyrighted By Its Respective Manufacturer

■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
I_{LI}	Input Leakage Current	V_{IN} = V_{SS} to V_{CC}, V_{CC} = V_{CC} Max.		–1.0	+1.0	µA
I_{LO}	Output Leakage Current	V_{OUT} = V_{SS} to V_{CC}, V_{CC} = V_{CC} Max.		–1.0	+1.0	µA
I_{LIT}	A_9, $\overline{OE}$, $\overline{RESET}$ Inputs Leakage Current	V_{CC} = V_{CC} Max. A_9, $\overline{OE}$, $\overline{RESET}$ = 12.5 V		—	80	µA
I_{CC1}	V_{CC} Active Current (Note 1)	$\overline{CE}$ = V_{IL}, $\overline{OE}$ = V_{IH}	Byte	—	30	mA
			Word		35	
I_{CC2}	V_{CC} Active Current (Note 2)	$\overline{CE}$ = V_{IL}, $\overline{OE}$ = V_{IH}		—	35	mA
I_{CC3}	V_{CC} Current (Standby)	V_{CC} = V_{CC} Max., $\overline{CE}$ = V_{CC} ± 0.3 V, $\overline{RESET}$ = V_{CC} ± 0.3 V		—	5	µA
I_{CC4}	V_{CC} Current (Standby, Reset)	V_{CC} = V_{CC} Max., $\overline{RESET}$ = V_{SS} ± 0.3 V		—	5	µA
V_{IL}	Input Low Level	—		–0.5	0.6	V
V_{IH}	Input High Level	—		2.0	V_{CC}+0.3	V
V_{ID}	Voltage for Autoselect and Sector Protection (A_9, $\overline{OE}$, $\overline{RESET}$)	—		11.5	12.5	V
V_{OL}	Output Low Voltage Level	I_{OL} = 4.0 mA, V_{CC} = V_{CC} Min.		—	0.45	V
V_{OH1}	Output High Voltage Level	I_{OH} = –2.0 mA, V_{CC} = V_{CC} Min.		2.4	—	V
V_{OH2}		I_{OH} = –100 µA, V_{CC} = V_{CC} Min.		V_{CC}–0.4	—	V
V_{LKO}	Low V_{CC} Lock-Out Voltage	—		2.3	2.5	V

Notes: 1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 10 MHz).
The frequency component typically is 2 mA/MHz, with $\overline{OE}$ at V_{IH}.
2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.

This Material Copyrighted By Its Respective Manufacturer

■ AC CHARACTERISTICS

- **Read Only Operations Characteristics**

Parameter Symbols		Description	Test Setup		-10 (Note)	-12 (Note)	Unit
JEDEC	Standard						
t_{AVAV}	t_{RC}	Read Cycle Time	—	Min.	100	120	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{IL}$	Max.	100	120	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Max.	100	120	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay	—	Max.	40	50	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High-Z	—	Max.	30	30	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High-Z	—	Max.	30	30	ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, $\overline{CE}$ or $\overline{OE}$, Whichever Occurs First	—	Min.	0	0	ns
—	t_{READY}	$\overline{RESET}$ Pin Low to Read Mode	—	Max.	20	20	µs
—	t_{ELFL} t_{ELFH}	$\overline{CE}$ or $\overline{BYTE}$ Switching Low or High	—	Max.	5	5	ns

Note: Test Conditions:
Output Load: 1 TTL gate and 30 pF (MBM29LV800T-10/B-10)
1 TTL gate and 100 pF (MBM29LV800T-12/B-12)
Input rise and fall times: 5 ns
Input pulse levels: 0.0 V to 3.0 V
Timing measurement reference level
Input: 1.5 V
Output: 1.5 V



Notes: C_L = 30 pF including jig capacitance (MBM29LV800T-10/B-10)
C_L = 100 pF including jig capacitance (MBM29LV800T-12/B-12)

Figure 4 Test Conditions

This Material Copyrighted By Its Respective Manufacturer

- **Write/Erase/Program Operations**
  Alternate $\overline{WE}$ Controlled Writes

Parameter Symbols		Description			-10	-12	Unit
JEDEC	Standard						
t_{AVAV}	t_{WC}	Write Cycle Time		Min.	100	120	ns
t_{AVWL}	t_{AS}	Address Setup Time		Min.	0	0	ns
t_{WLAX}	t_{AH}	Address Hold Time		Min.	50	50	ns
t_{DVWH}	t_{DS}	Data Setup Time		Min.	50	50	ns
t_{WHDX}	t_{DH}	Data Hold Time		Min.	0	0	ns
—	t_{OES}	Output Enable Setup Time		Min.	0	0	ns
—	t_{OEH}	Output Enable Hold Time	Read	Min.	0	0	ns
			Toggle and $\overline{Data}$ Polling	Min.	10	10	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write		Min.	0	0	ns
t_{ELWL}	t_{CS}	$\overline{CE}$ Setup Time		Min.	0	0	ns
t_{WHEH}	t_{CH}	$\overline{CE}$ Hold Time		Min.	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width		Min.	50	50	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High		Min.	50	30	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation		Typ.	8	8	µs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 1)		Typ.	1	1	sec
—	t_{VCS}	V_{CC} Set Up Time		Min.	50	50	µs
—	t_{VLHT}	Voltage Transition Time (Note 2)		Min.	4	4	µs
—	t_{WPP}	Write Pulse Width (Note 2)		Min.	100	100	µs
—	t_{OESP}	$\overline{OE}$ Setup Time to $\overline{WE}$ Active (Note 2)		Min.	4	4	µs
—	t_{CSP}	$\overline{CE}$ Setup Time to $\overline{WE}$ Active (Note 2)		Min.	4	4	µs
—	t_{RB}	Recover Time From RY/$\overline{BY}$		Min.	0	0	ns
—	t_{RP}	$\overline{RESET}$ Pulse Width		Min.	500	500	ns
—	t_{RH}	$\overline{RESET}$ Hold Time Before Read		Min.	500	500	ns
—	t_{FLQZ}	$\overline{BYTE}$ Switching Low to Output High-Z		Max.	30	40	ns
—	t_{BUSY}	Program/Erase Valid to RY/$\overline{BY}$ Delay		Min.	90	90	ns

Notes: 1. This does not include the preprogramming time.
2. This timing is for Sector Protection operation.

This Material Copyrighted By Its Respective Manufacturer

- **Write/Erase/Program Operations**
  Alternate $\overline{CE}$ Controlled Writes

Parameter Symbols		Description			-10	-12	Unit
JEDEC	Standard						
t_{AVAV}	t_{WC}	Write Cycle Time		Min.	100	120	ns
t_{AVEL}	t_{AS}	Address Setup Time		Min.	0	0	ns
t_{ELAX}	t_{AH}	Address Hold Time		Min.	50	50	ns
t_{DVEH}	t_{DS}	Data Setup Time		Min.	50	50	ns
t_{EHDX}	t_{DH}	Data Hold Time		Min.	0	0	ns
—	t_{OES}	Output Enable Setup Time		Min.	0	0	ns
—	t_{OEH}	Output Enable Hold Time	Read	Min.	0	0	ns
			Toggle and $\overline{Data}$ Polling	Min.	10	10	ns
t_{GHEL}	t_{GHEL}	Read Recover Time Before Write		Min.	0	0	ns
t_{WLEL}	t_{WS}	$\overline{WE}$ Setup Time		Min.	0	0	ns
t_{EHWH}	t_{WH}	$\overline{WE}$ Hold Time		Min.	0	0	ns
t_{ELEH}	t_{CP}	$\overline{CE}$ Pulse Width		Min.	50	50	ns
t_{EHEL}	t_{CPH}	$\overline{CE}$ Pulse Width High		Min.	30	30	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation		Typ.	8	8	µs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note)		Typ.	1	1	sec
—	t_{VCS}	V_{CC} Set Up Time		Min.	50	50	µs
—	t_{RB}	Recover Time From RY/$\overline{BY}$		Min.	0	0	ns
—	t_{RP}	$\overline{RESET}$ Pulse Width		Min.	500	500	ns
—	t_{RH}	$\overline{RESET}$ Hold Time Before Read		Min.	500	500	ns
—	t_{FLQZ}	$\overline{BYTE}$ Switching Low to Output High-Z		Max.	30	40	ns
—	t_{BUSY}	Program/Erase Valid to RY/$\overline{BY}$ Delay		Min.	90	90	ns

Note: This does not include the preprogramming time.

This Material Copyrighted By Its Respective Manufacturer

■ SWITCHING WAVEFORMS

- **Key to Switching Waveforms**

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	"H" or "L" Any Change Permitted	Changing State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State



Figure 5.1 AC Waveforms for Read Operations

This Material Copyrighted By Its Respective Manufacturer



Figure 5.2 AC Waveforms for Hardware Reset/Read Operations

This Material Copyrighted By Its Respective Manufacturer



Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
4. D_{OUT} is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the ×16 mode. The addresses differ from ×8 mode.

Figure 6 Alternate $\overline{WE}$ Controlled Program Operation Timings

This Material Copyrighted By Its Respective Manufacturer



Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
4. D_{OUT} is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the ×16 mode. The addresses differ from ×8 mode.

Figure 7 Alternate $\overline{CE}$ Controlled Program Operation Timings

This Material Copyrighted By Its Respective Manufacturer



Notes: 1. SA is the sector address for Sector Erase. Addresses = 5555H (Word), AAAAH (Byte) for Chip Erase.
2. These waveforms are for the ×16 mode. The addresses differ from ×8 mode.

Figure 8 AC Waveforms Chip/Sector Erase Operations

This Material Copyrighted By Its Respective Manufacturer



* : DQ_7 = Valid Data (The device has completed the Embedded operation).

Figure 9 AC Waveforms for $\overline{\text{Data}}$ Polling during Embedded Algorithm Operations



* : DQ_6 stops toggling (The device has completed the Embedded operation).

Figure 10 AC Waveforms for Toggle Bit I during Embedded Algorithm Operations

This Material Copyrighted By Its Respective Manufacturer



Figure 11 RY/BY Timing Diagram during Program/Erase Operations



Figure 12 RESET/RY/BY Timing Diagram

This Material Copyrighted By Its Respective Manufacturer



Figure 13 BYTE Timing Diagram for Read Operations



Figure 14 BYTE Timing Diagram for Write Operations

This Material Copyrighted By Its Respective Manufacturer



SAX : Sector Address for initial sector
SAY : Sector Address for next sector
Note: A_{-1} is V_{IL} on byte mode.

Figure 15 AC Waveforms for Sector Protection

This Material Copyrighted By Its Respective Manufacturer



Figure 16 Temporary Sector Unprotection



Note: DQ_2 is read from the erase-suspended sector.

Figure 17 DQ_2 vs. DQ_6

This Material Copyrighted By Its Respective Manufacturer

EMBEDDED ALGORITHMS



Program Command Sequence* (Address/Command):



* : The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

Figure 18 Embedded Program™ Algorithm

This Material Copyrighted By Its Respective Manufacturer

EMBEDDED ALGORITHMS



* : The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

Figure 19 Embedded Erase™ Algorithm

This Material Copyrighted By Its Respective Manufacturer



VA = Byte address for programming
= Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation
= XXXXH during sector erase or multiple sector erases
= Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation

Note: DQ_7 is rechecked even if DQ_5 = "1" because DQ_7 may change simultaneously with DQ_5.

Figure 20 $\overline{\text{Data}}$ Polling Algorithm

This Material Copyrighted By Its Respective Manufacturer



VA = Byte address for programming
= Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation
= XXXXH during sector erase or multiple sector erases
= Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation

Note: DQ_6 is rechecked even if DQ_5 = "1" because DQ_6 may stop toggling at the same time as DQ_5 changing to "1".

Figure 21 Toggle Bit Algorithm

This Material Copyrighted By Its Respective Manufacturer



* : A_{-1} is V_{IL} on byte mode.

Figure 22 Sector Protection Algorithm

This Material Copyrighted By Its Respective Manufacturer



Notes: 1. All protected sectors are unprotected.
2. All previously protected sectors are protected once again.

Figure 23 Temporary Sector Unprotection Algorithm

This Material Copyrighted By Its Respective Manufacturer

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min.	Typ.	Max.		
Sector Erase Time	—	1	15	sec	Excludes programming time prior to erasure
Word Programming Time	—	16	5200	µs	Excludes system-level overhead
Byte Programming Time	—	8	3600	µs	
Chip Programming Time	—	9	50	sec	Excludes system-level overhead
Program/Erase Cycle	100,000	—	—	Cycles	—

■ TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ.	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0	7.5	9.5	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0	8	10	pF
C_{IN2}	Control Pin Capacitance	V_{IN} = 0	10	13	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ SOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ.	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0	7.5	9.5	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0	8	10	pF
C_{IN2}	Control Pin Capacitance	V_{IN} = 0	10	13	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ SON PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ.	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0	7.5	9.5	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0	8	10	pF
C_{IN2}	Control Pin Capacitance	V_{IN} = 0	10	13	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

This Material Copyrighted By Its Respective Manufacturer

■ PACKAGE DIMENSIONS

48-Pin plastic TSOP
(FPT-48P-M19)

* Resin Protrusin: (Each Side: 0.15 (.006)MAX)



© 1996 FUJITSU LIMITED F48029S-2C-2

Dimensions in mm (inches)

48-Pin plastic TSOP
(FPT-48P-M20)

* Resin Protrusin: (Each Side: 0.15 (.006)MAX)



© 1996 FUJITSU LIMITED F48030S-2C-2

Dimensions in mm (inches)

This Material Copyrighted By Its Respective Manufacturer

44-Pin plastic TSOP
(FPT-44P-M16)

* Resin Protrusin: (Each Side: 0.15 (.006)MAX)
* Resin Protrusin: (Each Side: 0.38 (.015)MAX)



© 1995 FUJITSU LIMITED F44023S-2C-2

Dimensions in mm (inches)

46-Pin plastic SON
(LCC-46P-M02)



© 1996 FUJITSU LIMITED C46002S-4C-2

Dimensions in mm (inches)

This Material Copyrighted By Its Respective Manufacturer