

# 3.3V/5V 622Mbps PECL LOW-POWER LIMITING POST AMPLIFIER W/TTL LOS

SY88703V

## FEATURES

- Single 3.3V or 5V power supply
- Up to 622Mbps operation
- Low noise PECL data outputs
- Chatter-free TTL Loss-of-Signal (LOS) output
- TTL /EN input
- Programmable LOS level set (LOS<sub>LVL</sub>)
- Available in a tiny 10-pin MSOP (3mm) package

### DESCRIPTION

The SY88703V low-power limiting post amplifier is designed for use in fiber optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88703V quantizes these signals and outputs PECL level waveforms.


The SY88703V operates from a single +3.3V or +5V power supply, over temperatures ranging from  $-40^{\circ}$ C to +85°C. With its wide bandwidth and high gain, signals with data rates up to 622Mbps and as small as 5mVp-p can be amplified to drive devices with PECL inputs.

The SY88703V generates a TTL LOS output. A programmable loss-of-signal level set pin (LOS<sub>LVL</sub>) sets the sensitivity of the input amplitude detection. LOS asserts high if the input amplitude falls below the threshold set by LOS<sub>LVL</sub> and deasserts low otherwise. /EN deasserts the true output signal without removing the input signal. Typically 4.6dB loss-of-signal hysteresis is provided to prevent chattering.


## APPLICATIONS

- 622Mbps SONET/SDH
- Small form factor transceivers
- High-gain line driver and line receiver

## TYPICAL APPLICATIONS CIRCUIT



# **PACKAGE/ORDERING INFORMATION**



(K10-1)

# **Ordering Information**

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY88703VKC	K10-1	Commercial	703V	Sn-Pb
SY88703VKCTR <sup>(1)</sup>	K10-1	Commercial	703V	Sn-Pb
SY88703VKG	K10-1	Industrial	703V with Pb-Free bar-line indicator	Pb-Free NiPdAu
SY88703VKGTR <sup>(1)</sup>	K10-1	Industrial	703V with Pb-Free bar-line indicator	Pb-Free NiPdAu

#### Note:

1. Tape and Reel.

# **PIN DESCRIPTION**

Pin Number	Pin Name	Туре	Pin Function
1	/EN	TTL Input: Default is high.	Enable: Deasserts true data output when high.
2	DIN	Data Input	True data input.
3	/DIN	Data Input	Complementary data input.
4	VREF		Reference voltage.
5	LOSLVL	Input	Loss-of-Signal Level Set: A voltage between $V_{CC}$ and $V_{REF}$ on this pin sets the threshold for the data input amplitude at which LOS will be asserted.
6	GND	Ground	Device ground.
7	LOS	Open-collector TTL Output	Loss-of-Signal: Asserts high when the data input amplitude falls below the threshold set by $LOS_{LVL}$ . Requires external pullup resistor.
8	/DOUT	PECL Output	Complementary data output.
9	DOUT	PECL Output	True data output.
10	VCC	Power Supply	Positive power supply.

# Absolute Maximum Ratings<sup>(Note 1)</sup>

Supply Voltage (V <sub>CC</sub> )	0V to +7.0V
Input Voltage (D <sub>IN</sub> , /D <sub>IN</sub> )	0 to V <sub>CC</sub>
Output Current (I <sub>OUT</sub> )	
Continuous	50mA
Surge	100mA
/EN Voltage	0 to V <sub>CC</sub>
V <sub>REF</sub> Current	-800µA to +500µA
LOS <sub>LVL</sub> Voltage	0 to V <sub>CC</sub>
Lead Temperature (soldering, 20 sec.).	+260°C
Storage Temperature (T <sub>S</sub> )	–55°C to +125°C

# Operating Ratings<sup>(Note 2)</sup>

Supply Voltage (V <sub>CC</sub> )	+3.0V to +3.6V or
	+4.5V to +5.5V
Ambient Temperature (T <sub>A</sub> ), Note 3	–40°C to +85°C
Junction Temperature (T <sub>J</sub> ), Note 3	–40°C to +120°C
Package Thermal Resistance	
MSOP	
(θ <sub>.JA</sub> ) Still-Air	113°C/W
$(\psi_{JB})$ Still-Air	74°C/W

**Note 1.** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

Note 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

Note 3. Commercial devices are guaranteed from 0°C to +85°C ambient temperature.

## DC ELECTRICAL CHARACTERISTICS(Note 1)

 $V_{CC} = 3.0V$  to 3.6V or 4.5V to 5.5V;  $R_{1,OAD} = 50\Omega$  to  $V_{CC} = -2V$ ;  $T_A = -40^{\circ}C$  to +85°C; typical values at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>CC</sub>	Power Supply Current	no output load		25	42	mA
LOS <sub>LVL</sub>	LOS <sub>LVL</sub> Voltage		V <sub>REF</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	/EN Input HIGH Voltage		2.0			V
V <sub>IL</sub>	/EN Input LOW Voltage				0.8	V
I <sub>IH</sub>	/EN Input HIGH Current	$V_{IN} = 2.7V$ $V_{IN} = V_{CC}$			20 100	μΑ μΑ
I <sub>IL</sub>	/EN Input LOW Current	V <sub>IN</sub> = 0.5V	-0.3			mA
V <sub>OL</sub>	LOS Output LOW Level	I <sub>OL</sub> = +2mA			0.5	V
I <sub>ОН</sub>	LOS Output Leakage	V <sub>OH</sub> = 5.5V			250	μA
V <sub>OH</sub>	PECL Output HIGH Voltage	50 $\Omega$ to V <sub>CC</sub> –2V output load	V <sub>CC</sub> -1.085	V <sub>CC</sub> 0.955	V <sub>CC</sub> -0.880	V
V <sub>OL</sub>	PECL Output LOW Voltage	50 $\Omega$ to V <sub>CC</sub> –2V output load	V <sub>CC</sub> -1.830	V <sub>CC</sub> -1.705	V <sub>CC</sub> -1.555	V
V <sub>OFFSET</sub>	Differential Output Offset				±100	mV
VIHCMR	Common Mode Range	Note 2	GND +1.7		V <sub>CC</sub>	V
V <sub>REF</sub>	Reference Voltage	Note 3	V <sub>CC</sub> -1.38	V <sub>CC</sub> -1.32	V <sub>CC</sub> -1.26	V

Note 1. Specification for packaged product only.

Note 2. The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

Note 3. The current provided into or from  $V_{REF}$  must be limited to 800µA source and 500µA sink.


# AC ELECTRICAL CHARACTERISTICS(Note 1)


 $V_{CC} = 3.0V$  to 3.6V or 4.5V to 5.5V;  $R_{LOAD} = 50\Omega$  to  $V_{CC} = -2V$ ;  $T_A = -40^{\circ}C$  to +85°C; typical values at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Condition	Min	Тур	Max	Units
HYS	LOS Hysteresis	electrical signal	2	4.6	8	dB
t <sub>OFF</sub>	LOS Release Time			0.1	0.5	μs
t <sub>ON</sub>	LOS Assert Time			0.2	0.5	μs
t <sub>r</sub> ,t <sub>f</sub>	Differential Output Rise/Fall Time (20% to 80%)				400	ps
V <sub>ID</sub>	Differential Input Voltage Swing		5		1800	mVp-p
V <sub>OD</sub>	Differential Output Voltage Swing	$V_{ID} \ge 18mVp-p$ $V_{ID} = 5mVp-p$		1500 400		mVp-p mVp-p
V <sub>SR</sub>	LOS Sensitivity Range		5		50	mVp-p
A <sub>V(Diff)</sub>	Differential Voltage Gain			38		dB
B_3dB	3dB Bandwidth		700			MHz
S <sub>21</sub>	Single-Ended Small-Signal Gain		26	32		dB

Note 1. Specification for packaged product only.

## **TYPICAL OPERATING CHARACTERISTICS**





#### **DETAILED DESCRIPTION**

The SY88703V low power limiting post amplifier operates from a single +3.3V or +5V power supply, over temperatures from –40°C to +85°C. Signals with data rates up to 622Mbps and as small as 5mVp-p can be amplified. Figure 1 shows the allowed input voltage swing. The SY88703V generates an LOS output.  $\text{LOS}_{\text{LVL}}$  sets the sensitivity of the input amplitude detection.

#### Input Amplifier/Buffer

Figure 2 shows a simplified schematic of the SY88703V's input stage. The high-sensitivity of the input amplifier allows signals as small as 5mVp-p to be detected and amplified. The input amplifier allows input signals as large as 1800mVp-p. Input signals are linearly amplified with a typically 38dB differential voltage gain. Since it is a limiting amplifier, the SY88703V outputs typically 1500mVp-p voltage-limited waveforms for input signals that are greater than 18mVp-p. Applications requiring the SY88703V to operate with high-gain should have the upstream TIA placed as close as possible to the SY88703V's input pins to ensure the best performance of the device.

#### **Output Buffer**

The SY88703V's PECL output buffer is designed to drive 50 $\Omega$  lines. The output buffer requires appropriate termination for proper operation. An external 50 $\Omega$  resistor to V<sub>CC</sub>-2V for each output pin provides this. Figure 3 shows a simplified schematic of the output stage and includes an appropriate termination method.

#### Loss-of-Signal

The SY88703V generates a chatter-free TTL LOS. A recommended  $2k\Omega$  pull-up resistor to V<sub>CC</sub> is required for proper operation, as shown in Figure 4. LOS is used to determine that the input amplitude is too small to be


considered a valid input. LOS asserts high if the input amplitude falls below the threshold set by  $LOS_{LVL}$  and deasserts low otherwise. LOS can be fed back to the enable (/EN) input to maintain output stability under a loss of signal condition. /EN deasserts the true output signal without removing the input signals. Typically 4.6dB LOS hysteresis is provided to prevent chattering.

#### Loss-of-Signal Level Set

A programmable LOS level set pin  $(LOS_{LVL})$  sets the threshold of the input amplitude detection. Setting a voltage on  $LOS_{LVL}$  between  $V_{CC}$  and  $V_{REF}$  sets this threshold. If desired, a resistor divider between  $V_{CC}$  and  $V_{REF}$ , as shown in Figure 5, also creates this threshold. The smaller the voltage difference from  $LOS_{LVL}$  to  $V_{CC}$ , the smaller the LOS sensitivity. Hence, larger input amplitude is required to deassert LOS. *"Typical Operating Characteristics"* shows the relationship between the input amplitude detection sensitivity and the  $LOS_{LVI}$  voltage.

#### **Hysteresis**

The SY88703V provides typically 4.6dB LOS electrical hysteresis. By definition, a power ratio measured in dB is 10log(power ratio). Power is calculated as  $V_{IN}^2$ /R for an electrical signal. Hence the same ratio can be stated as 20log(voltage ratio). While in linear mode, the electrical voltage input changes linearly with the optical power and hence the ratios change linearly. Therefore, the optical hysteresis in dB is half the electrical hysteresis in dB given in the datasheet. The SY88703V provides typically 2.3dB LOS optical hysteresis. As the SY88703V is an electrical device, this datasheet refers to hysteresis in electrical terms. With 6dB LOS hysteresis, a voltage factor of two is required to assert or deassert LOS.








Figure 2. Input Structure




Figure 4. LOS Output Structure




Figure 3. Output Structure





Figure 5. LOS<sub>LVL</sub> Setting Circuit

Notes. LOS<sub>LVL</sub> = V<sub>CC</sub> - 1.32V +  $\frac{R2}{R1+R2}$  × 1.32V R1+R2 ≥ 2.6kΩ

# FUNCTIONAL BLOCK DIAGRAM




## **DESIGN PROCEDURE**

#### Layout and PCB Design

Since the SY88703V is a high-frequency component, performance can be largely determined by the board layout and design. A common problem with high-gain amplifiers is the feedback from the large swing outputs to the input via the power supply.

The SY88703V's ground pin should be connected to the circuit board ground. Use multiple PCB vias close to the part to connect to ground. Avoid long, inductive runs which can degrade performance.

## 10 LEAD MSOP (K10-1)



Rev. 00

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.