

## 74ALVCH16501 18-bit universal bus transceiver (3-State)

Supersedes data of 1998 Aug 31 IC24 Data Handbook

## FEATURES

- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive $\pm 24 \mathrm{~mA}$ at 3.0 V
- Universal bus transceiver with D-type latches and D-type flip-flops capable of operating in transparent, latched or clocked mode.
- All inputs have bushold circuitry
- Output drive capability $50 \Omega$ transmission lines @ $85^{\circ} \mathrm{C}$
- 3-State non-inverting outputs for bus oriented applications


## DESCRIPTION

The 74ALVCH16501 is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable $\left(\mathrm{OE}_{\mathrm{AB}}\right.$ and $\left.\mathrm{OE}_{\mathrm{BA}}\right)$, latch enable ( $\mathrm{LE} \mathrm{E}_{\mathrm{AB}}$ and $\mathrm{LE} E_{B A}$ ), and clock $\left(\mathrm{CP}_{\mathrm{AB}}\right.$ and $\left.\mathrm{CP}_{\mathrm{BA}}\right)$ inputs. For A -to- B data flow, the device operates in the transparent mode when $\mathrm{LE}_{\mathrm{AB}}$ is High. When $L E_{A B}$ is Low, the A data is latched if $\mathrm{CP}_{\mathrm{AB}}$ is held at a High or Low logic level. If LE AB is Low, the A-bus data is stored in the latch/flip-flop on the Low-to-High transition of $\mathrm{CP}_{\mathrm{AB}}$. When $\mathrm{OE}_{\mathrm{AB}}$ is High, the outputs are active. When $\mathrm{OE}_{\mathrm{AB}}$ is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses $\mathrm{OE}_{B A}, \mathrm{LE}_{B A}$ and $\mathrm{CP}_{\mathrm{BA}}$. The output enables are complimentary $\left(\mathrm{OE}_{\mathrm{AB}}\right.$ is active High, and $\mathrm{OE}_{\mathrm{BA}}$ is active Low).
To ensure the high impedance state during power up or power down, $\mathrm{OE}_{\mathrm{BA}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and $\mathrm{OE}_{\mathrm{AB}}$ should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

## QUICK REFERENCE DATA

GND $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$

| SYMBOL | PARAMETER | CONDITIONS |  | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL $^{\prime} /{ }_{\text {PLL }}$ | Propagation delay <br> An, Bn to Bn, An | $\begin{aligned} & V_{C C}=2.5 \mathrm{~V}, C_{L}=30 \\ & V_{C C}=3.3 V, C_{L}=50 \end{aligned}$ |  | $\begin{aligned} & 2.8 \\ & 3.0 \end{aligned}$ | ns |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Input/output capacitance |  |  | 8.0 | pF |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 4.0 | pF |
| $\mathrm{C}_{\text {PD }}$ | Power dissipation capacitance per latch | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}{ }^{1}$ | Outputs enabled <br> Outputs disabled | 21 | pF |

NOTES:

1. $\mathrm{C}_{\mathrm{PD}}$ is used to determine the dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in $\mu \mathrm{W}$ ):
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i}+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)$ where: $f_{i}=$ input frequency in $M H z ; C_{L}=$ output load capacitance in $p F$;
$f_{0}=$ output frequency in $M H z$; $V_{C C}=$ supply voltage in $V ; \Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of outputs.

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | DWG NUMBER |
| :---: | :---: | :---: | :---: |
| 56-Pin Plastic TSSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 A L V C H 16501$ DGG | SOT364-1 |

## PIN CONFIGURATION



PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | OE $_{\mathrm{AB}}$ | Output enable A-to-B |
| 2 | $\mathrm{LE}_{\mathrm{AB}}$ | Latch enable A-to-B |
| $3,5,6,8,9$, <br> $10,12,13,14$, <br> $15,16,17,19$, <br> $20,21,23,24$, <br> 26 | AO to A17 | Data inputs/outputs |
| $4,11,18,25$, <br> $29,32,39,46$, <br> 53,56 | GND | Ground (0V) |
| $7,22,35,50$ | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |
| 27 | $\mathrm{OE}_{\mathrm{BA}}$ | Output enable B-to-A |
| 28 | $\mathrm{LE}_{\mathrm{BA}}$ | Latch enable B-to-A |
| 30 | $\mathrm{CP}_{\mathrm{BA}}$ | Clock input B-to-A |
| $54,52,51,49$, <br> $48,47,45,44$, <br> $43,42,41,40$, <br> $38,37,36,34$, <br> 33,31 | BO to B 17 | Data inputs/outputs |
| 55 | $\mathrm{CP}_{\mathrm{AB}}$ | Clock input A-to-B |

## LOGIC SYMBOL (IEEE/IEC)



## LOGIC SYMBOL



BUS HOLD CIRCUIT

## LOGIC DIAGRAM (one section)



## FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | LEAB | CPAB | An | Bn |  |
| L | X | X | X | Z | Disabled |
| H | H | X | H | H |  |
| H | H | X | L | L | Transparent |
| H | $\downarrow$ | X | h | H |  |
| H | $\downarrow$ | X | 1 | L | Latch data \& display |
| H | L | $\uparrow$ | h | H |  |
| H | L | $\uparrow$ | I | L | Clock data \& display |
| H | L | H or L | X | H |  |
| H | L | H or L | X | L | Hold data \& display |

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.
$\mathrm{H}=$ High voltage level
h = High voltage level one set-up time prior to the Enable or Clock transition
L = Low voltage level
I = Low voltage level one set-up time prior to the Enable or Clock transition
NC = No Change
X = Don't care
Z = High Impedance "off" state
$\downarrow=$ High-to-Low Enable or Clock transition

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage 2.5 V range (for max. speed performance @ 30 pF output load) |  | 2.3 | 2.7 | V |
|  | DC supply voltage 3.3 V range (for max. speed performance @ 50 pF output load) |  | 3.0 | 3.6 |  |
| $V_{1}$ | DC Input voltage range |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC output voltage range |  | 0 | $\mathrm{V}_{\text {CC }}$ | V |
| Tamb | Operating free-air temperature range |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input rise and fall times | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.3 \text { to } 3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ | ns/V |

## ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = OV)

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | DC supply voltage |  | -0.5 to +4.6 | V |
| IIK | DC input diode current | $\mathrm{V}_{1}<0$ | -50 | mA |
| $V_{1}$ | DC input voltage | For control pins ${ }^{1}$ | -0.5 to +4.6 | V |
|  |  | For data inputs ${ }^{1}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ |  |
| lok | DC output diode current | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{O}}<0$ | $\pm 50$ | mA |
| $\mathrm{V}_{\mathrm{O}}$ | DC output voltage | Note 1 | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Io | DC output source or sink current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | $\pm 50$ | mA |
| $\mathrm{I}_{\text {GND }}$, ICC | DC V ${ }_{\text {CC }}$ or GND current |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {TOT }}$ | Power dissipation per package <br> -plastic thin-medium-shrink (TSSOP) | For temperature range: -40 to $+125^{\circ} \mathrm{C}$ above $+55^{\circ} \mathrm{C}$ derate linearly with $8 \mathrm{~mW} / \mathrm{K}$ | 600 | mW |

## NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V ).

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Temp $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level Input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3$ to 2.7 V | 1.7 | 1.2 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V | 2.0 | 1.5 |  |  |
| VIL | LOW level Input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3$ to 2.7 V |  | 1.2 | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V |  | 1.5 | 0.8 |  |
| VOH | HIGH level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.3$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.2$ | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=-6 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc }}-0.3$ | $\mathrm{V}_{\text {CC }-0.08}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{l}_{\mathrm{O}}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }-0.6}$ | $\mathrm{V}_{\text {CC }-0.26 ~}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{l}_{\mathrm{O}}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }-0.5}$ | $\mathrm{V}_{\text {CC }-0.14}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{l}_{\mathrm{O}}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc }}-0.6$ | $\mathrm{V}_{\text {cc }-0.09}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; $\mathrm{l}_{\mathrm{O}}=-24 \mathrm{~mA}$ | $\mathrm{V}_{C C}-1.0$ | $\mathrm{V}_{\text {CC }-0.28}$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{V}_{\mathrm{CC}}=2.3$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{l}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |  | GND | 0.20 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=6 \mathrm{~mA}$ |  | 0.07 | 0.40 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA}$ |  | 0.15 | 0.70 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA}$ |  | 0.14 | 0.40 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA}$ |  | 0.27 | 0.55 |  |
| 1 | Input leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.3 \text { to } 3.6 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| loz | 3-State output OFF-state current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \text { to } 3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} ; \\ & \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=2.3$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{I}_{\mathrm{O}}=0$ |  | 0.2 | 40 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }}$ | Additional quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0$ |  | 150 | 750 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BHL}}$ | Bus hold LOW sustaining current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}^{2}$ | 45 | - |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}^{2}$ | 75 | 150 |  |  |
| $\mathrm{I}_{\text {BHH }}$ | Bus hold HIGH sustaining current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}^{2}$ | -45 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=2.0 \mathrm{~V}^{2}$ | -75 | -175 |  |  |
| $\mathrm{I}_{\text {BHLO }}$ | Bus hold LOW overdrive current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}^{2}$ | 500 |  |  | $\mu \mathrm{A}$ |
| İBHO | Bus hold HIGH overdrive current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}^{2}$ | -500 |  |  | $\mu \mathrm{A}$ |

## NOTES:

1. All typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. Valid for data inputs of bus hold parts.

AC CHARACTERISTICS FOR $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ TO 2.7V RANGE
GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.0 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{tPHL}^{\text {/tpLH }}$ | Propagation delay $\mathrm{An}, \mathrm{Bn}$ to Bn , An | 1, 2 | 1.0 | 2.8 | 5.1 | ns |
|  | Propagation delay <br> $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}$ to $\mathrm{Bn}, \mathrm{An}$ |  | 1.1 | 3.5 | 6.1 |  |
|  | Propagation delay $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ to $\mathrm{Bn}, \mathrm{An}$ |  | 1.0 | 3.3 | 6.1 |  |
| $t_{\text {PzH }} /$ tpzL | 3-State output enable time $\mathrm{OE}_{\mathrm{BA}}$ to An | 3 | 1.3 | 2.8 | 6.3 | ns |
|  | 3-State output enable time $\mathrm{OE}_{\mathrm{AB}}$ to Bn |  | 1.0 | 2.5 | 5.8 |  |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPLZ}$ | 3-State output enable time $\mathrm{OE}_{\mathrm{BA}}$ to An | 3 | 1.3 | 2.5 | 5.3 | ns |
|  | 3-State output enable time $\mathrm{OE}_{\mathrm{AB}}$ to Bn |  | 1.5 | 2.5 | 6.2 |  |
| tw | Pulse width HIGH $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}$ | 2 | 3.3 | 0.8 | - | ns |
|  | Pulse width HIGH or LOW $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ |  | 3.3 | 2.0 | - |  |
| tsu | Set-up time <br> An , Bn to $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ | 4 | 1.7 | 0.1 | - | ns |
|  | Set-up time <br> An, Bn to $L_{A B}, L E_{B A}$ |  | 1.1 | 0.1 | - |  |
| $t_{\text {h }}$ | Hold time <br> $\mathrm{An}, \mathrm{Bn}$ to $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ | 4 | 1.7 | 0.3 | - | ns |
|  | Hold time <br> $\mathrm{An}, \mathrm{Bn}$ to $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}$ |  | 1.6 | 0.3 | - |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency |  | 150 | 333 | - | MHz |

## NOTE:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

AC CHARACTERISTICS FOR $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ TO 3.6V RANGE AND $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$
GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX | MIN | TYP | MAX |  |
| tPHL/tPLH | Propagation delay $\mathrm{An}, \mathrm{Bn}$ to $\mathrm{Bn}, \mathrm{An}$ | 1, 2 | 1.0 | 3.0 | 4.2 |  | 3.0 | 4.6 | ns |
|  | Propagation delay $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}$ to $\mathrm{Bn}, \mathrm{An}$ |  | 1.3 | 3.4 | 4.8 |  | 3.6 | 5.3 |  |
|  | Propagation delay $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ to $\mathrm{Bn}, \mathrm{An}$ |  | 1.4 | 3.3 | 4.9 |  | 3.4 | 5.6 |  |
| $\mathrm{t}_{\text {PZH }} / \mathrm{t}_{\text {PZL }}$ | 3-State output enable time $\mathrm{OE}_{\mathrm{BA}}$ to An | 3 | 1.1 | 2.5 | 5.0 |  | 3.3 | 6.0 | ns |
|  | 3-State output enable time $\mathrm{OE}_{\mathrm{AB}}$ to Bn |  | 1.0 | 2.4 | 4.6 |  | 2.7 | 5.3 |  |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPLZ}$ | 3-State output disable time OE $E_{B A}$ to An | 3 | 1.3 | 3.1 | 4.2 |  | 3.3 | 4.6 | ns |
|  | 3-State output disable tiime $\mathrm{OE}_{\mathrm{AB}}$ to Bn |  | 1.4 | 2.9 | 5.0 |  | 3.6 | 5.7 |  |
| tw | LE pulse width $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}$ to $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ | 2 | 3.3 | 0.9 |  | 3.3 | 0.7 |  | ns |
|  | LE pulse width HIGH or LOW $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ |  | 3.3 | 1.1 |  | 3.3 | 1.4 |  |  |
| tsu | $\begin{aligned} & \text { Set-up time } \\ & \text { An, Bn to } \mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}} \\ & \hline \end{aligned}$ | 4 | 1.3 | -0.3 |  | 1.4 | -0.1 |  | ns |
|  | Set-up time <br> An, Bn to $L_{A B}, L E_{B A}$ |  | 1.0 | 0.3 |  | 1.0 | -0.2 |  |  |
| $t_{\text {h }}$ | Hold time <br> An , Bn to $\mathrm{CP}_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ | 4 | 1.3 | 0.4 |  | 1.6 | 0.3 |  | ns |
|  | Hold time <br> An, Bn to $L_{A B}, L E_{B A}$ |  | 1.2 | 0.1 |  | 1.5 | 0.1 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency |  | 150 | 340 |  | 150 | 333 |  | MHz |

## NOTE:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

## AC WAVEFORMS



Waveform 1. Input (An, Bn) to output (Bn, An) propagation delays


Waveform 2. Latch enable input ( $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}$ ) and clock pulse input ( CP $_{\mathrm{AB}}, \mathrm{CP}_{\mathrm{BA}}$ ) to output propagation delays and their pulse width


Waveform 3. 3-State enable and disable times


NOTE: The unshaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 4. Data set-up and hold times for the An and Bn inputs to the $\mathrm{LE}_{\mathrm{AB}}, \mathrm{LE}_{\mathrm{BA}}, \mathrm{CP}_{\mathrm{AB}}$ and $\mathrm{CP}_{\mathrm{BA}}$ inputs

## TEST CIRCUIT



Figure 5. Load circuitry for switching times


DIMENSIONS ( mm are the original dimensions).

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | 0.15 | 1.05 | 0.25 | 0.28 | 0.2 | 14.1 | 6.2 | 0.5 | 8.3 | 1.0 | 0.8 | 0.50 | 0.25 | 0.08 | 0.1 | 0.5 |
| 0.0 | 0.85 | 0.17 | 0.1 | 13.9 | 6.0 | $8^{0}$ |  |  |  |  |  |  |  |  |  |  |  |
| $0^{0}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included


NOTES

| DEFINITIONS |  |  |
| :---: | :---: | :--- |
| Data Sheet Identification | Product Status | Definition |
| Objective Specification | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications <br> may change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to make changes at any time without notice in order to improve design <br> and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes <br> at any time without notice, in order to improve design and supply the best possible product. |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381
© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 06-98
Document order number:
9397-750-04801

## Let's make things better.



PHILIPS

