



## 18-Mbit DDR-II SRAM 2-Word Burst Architecture

### Features

- 18-Mb density (2M x 8, 1M x 18, 512K x 36)
- 250-MHz clock for high bandwidth
- 2-Word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces (data transferred at 500 MHz) @ 250 MHz
- Two input clocks (K and  $\bar{K}$ ) for precise DDR timing  
— SRAM uses rising edges only
- Two output clocks (C and  $\bar{C}$ ) account for clock skew and flight time mismatching
- Echo clocks (CQ and  $\bar{CQ}$ ) simplify data capture in high-speed systems
- Synchronous internally self-timed writes
- 1.8V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4V– $V_{DD}$ )
- 13 x 15 x 1.4 mm 1.0-mm pitch fBGA package, 165 ball (11x15 matrix)
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

### Configurations


CY7C1316AV18 – 2M x 8  
 CY7C1318AV18 – 1M x 18  
 CY7C1320AV18 – 512K x 36



### Functional Description

The CY7C1316AV18/CY7C1318AV18/CY7C1320AV18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a 1-bit burst counter. Addresses for Read and Write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and  $\bar{K}$ . Read data is driven on the rising edges of C and  $\bar{C}$  if provided, or on the rising edge of K and  $\bar{K}$  if C/ $\bar{C}$  are not provided. Each address location is associated with two 8-bit words in the case of CY7C1316AV18 that burst sequentially into or out of the device. The burst counter always starts with a “0” internally in the case of CY7C1316AV18. On CY7C1318AV18 and CY7C1320AV18, the burst counter takes in the least significant bit of the external address and bursts two 18-bit words in the case of CY7C1318AV18 and two 36-bit words in the case of CY7C1320AV18 sequentially into or out of the device.

Asynchronous inputs include impedance match (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs D) are tightly matched to the two output echo clocks CQ/ $\bar{CQ}$ , eliminating the need for separately capturing data from each individual DDR SRAM in the system design. Output data clocks (C/ $\bar{C}$ ) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by the K or  $\bar{K}$  input clocks. All data outputs pass through output registers controlled by the C or  $\bar{C}$  input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.



**Logic Block Diagram (CY7C1318AV18)**

**Logic Block Diagram (CY7C1320AV18)**

**Selection Guide**

	250 MHz	200 MHz	167 MHz	Unit
Maximum Operating Frequency	250	200	167	MHz
Maximum Operating Current	800	750	700	mA



**Pin Configurations**

**CY7C1316AV18 (2M x 8)—11 x 15 FBGA**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	CQ	V <sub>SS</sub> /72M	A	R/W	BWS <sub>1</sub>	K	NC	LD	A	V <sub>SS</sub> /36M	CQ
<b>B</b>	NC	NC	NC	A	NC	K	BWS <sub>0</sub>	A	NC	NC	DQ3
<b>C</b>	NC	NC	NC	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>D</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>E</b>	NC	NC	DQ4	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
<b>F</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>G</b>	NC	NC	DQ5	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>H</b>	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
<b>J</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ1	NC
<b>K</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>L</b>	NC	DQ6	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ0
<b>M</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>N</b>	NC	NC	NC	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>P</b>	NC	NC	DQ7	A	A	C	A	A	NC	NC	NC
<b>R</b>	TDO	TCK	A	A	A	C	A	A	A	TMS	TDI

**CY7C1318AV18 (1M x 18)—11 x 15 FBGA**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	CQ	V <sub>SS</sub> /72M	A	R/W	BWS <sub>1</sub>	K	NC	LD	A	V <sub>SS</sub> /36M	CQ
<b>B</b>	NC	DQ9	NC	A	NC	K	BWS <sub>0</sub>	A	NC	NC	DQ8
<b>C</b>	NC	NC	NC	V <sub>SS</sub>	A	A0	A	V <sub>SS</sub>	NC	DQ7	NC
<b>D</b>	NC	NC	DQ10	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>E</b>	NC	NC	DQ11	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ6
<b>F</b>	NC	DQ12	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
<b>G</b>	NC	NC	DQ13	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>H</b>	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
<b>J</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ4	NC
<b>K</b>	NC	NC	DQ14	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ3
<b>L</b>	NC	DQ15	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
<b>M</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ1	NC
<b>N</b>	NC	NC	DQ16	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>P</b>	NC	NC	DQ17	A	A	C	A	A	NC	NC	DQ0
<b>R</b>	TDO	TCK	A	A	A	C	A	A	A	TMS	TDI

**Pin Configurations** (continued)

**CY7C1320AV18 (512K x 36)—11 x 15 FBGA**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	$V_{\text{SS}}/144\text{M}$	$\text{NC}/36\text{M}$	$\text{R}/\overline{\text{W}}$	$\overline{\text{BWS}}_2$	$\overline{\text{K}}$	$\overline{\text{BWS}}_1$	$\overline{\text{LD}}$	A	$V_{\text{SS}}/72\text{M}$	CQ
<b>B</b>	NC	DQ27	DQ18	A	$\overline{\text{BWS}}_3$	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ8
<b>C</b>	NC	NC	DQ28	$V_{\text{SS}}$	A	A0	A	$V_{\text{SS}}$	NC	DQ17	DQ7
<b>D</b>	NC	DQ29	DQ19	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	NC	NC	DQ16
<b>E</b>	NC	NC	DQ20	$V_{\text{DDQ}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{DDQ}}$	NC	DQ15	DQ6
<b>F</b>	NC	DQ30	DQ21	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{\text{SS}}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	NC	NC	DQ5
<b>G</b>	NC	DQ31	DQ22	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{\text{SS}}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	NC	NC	DQ14
<b>H</b>	DOFF	$V_{\text{REF}}$	$V_{\text{DDQ}}$	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{\text{SS}}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	$V_{\text{DDQ}}$	$V_{\text{REF}}$	ZQ
<b>J</b>	NC	NC	DQ32	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{\text{SS}}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	NC	DQ13	DQ4
<b>K</b>	NC	NC	DQ23	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{\text{SS}}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	NC	DQ12	DQ3
<b>L</b>	NC	DQ33	DQ24	$V_{\text{DDQ}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{DDQ}}$	NC	NC	DQ2
<b>M</b>	NC	NC	DQ34	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$	NC	DQ11	DQ1
<b>N</b>	NC	DQ35	DQ25	$V_{\text{SS}}$	A	A	A	$V_{\text{SS}}$	NC	NC	DQ10
<b>P</b>	NC	NC	DQ26	A	A	C	A	A	NC	DQ9	DQ0
<b>R</b>	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

**Pin Definitions**

Pin Name	I/O	Pin Description
$\text{DQ}_{[x:0]}$	Input/Output-Synchronous	<b>Data Input/Output signals.</b> Inputs are sampled on the rising edge of K and $\overline{\text{K}}$ clocks during valid Write operations. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and $\overline{\text{C}}$ clocks during Read operations or K and $\overline{\text{K}}$ when in single clock mode. When read access is deselected, $\text{Q}_{[x:0]}$ are automatically three-stated. CY7C1316AV18 – $\text{DQ}_{[7:0]}$ CY7C1318AV18 – $\text{DQ}_{[17:0]}$ CY7C1320AV18 – $\text{DQ}_{[35:0]}$
$\overline{\text{LD}}$	Input-Synchronous	<b>Synchronous Load.</b> This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and Read/Write direction. All transactions operate on a burst of 2 data.
$\overline{\text{BWS}}_0, \overline{\text{BWS}}_1, \overline{\text{BWS}}_2, \overline{\text{BWS}}_3$	Input-Synchronous	<b>Byte Write Select 0, 1, 2, and 3 – active LOW.</b> Sampled on the rising edge of the K and $\overline{\text{K}}$ clocks during Write operations. Used to select which byte is written into the device during the current portion of the Write operations. Bytes not written remain unaltered. CY7C1316AV18 – $\overline{\text{BWS}}_0$ controls $\text{D}_{[3:0]}$ and $\overline{\text{BWS}}_1$ controls $\text{D}_{[7:4]}$ . CY7C1318AV18 – $\overline{\text{BWS}}_0$ controls $\text{D}_{[8:0]}$ and $\overline{\text{BWS}}_1$ controls $\text{D}_{[17:9]}$ . CY7C1320AV18 – $\overline{\text{BWS}}_0$ controls $\text{D}_{[8:0]}$ , $\overline{\text{BWS}}_1$ controls $\text{D}_{[17:9]}$ , $\overline{\text{BWS}}_2$ controls $\text{D}_{[26:18]}$ and $\overline{\text{BWS}}_3$ controls $\text{D}_{[35:27]}$ . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written into the device.
A, A0	Input-Synchronous	<b>Address Inputs.</b> These address inputs are multiplexed for both Read and Write operations. Internally, the device is organized as $2\text{M} \times 8$ (2 arrays each of $1\text{M} \times 8$ ) for CY7C1316AV18, a single $1\text{M} \times 18$ array for CY7C1318AV18, and a single array of $512\text{K} \times 36$ for CY7C1320AV18. CY7C1316AV18 – Since the least significant bit of the address internally is a “0,” only 20 external address inputs are needed to access the entire memory array. CY7C1318AV18 – A0 is the input to the burst counter. These are incremented in a linear fashion internally. 20 address inputs are needed to access the entire memory array. CY7C1320AV18 – A0 is the input to the burst counter. These are incremented in a linear fashion internally. 19 address inputs are needed to access the entire memory array. All the address inputs are ignored when the appropriate port is deselected.



Pin Definitions (continued)

Pin Name	I/O	Pin Description
R/W	Input-Synchronous	<b>Synchronous Read/Write Input.</b> When $\overline{LD}$ is LOW, this input designates the access type (Read when R/W is HIGH, Write when R/W is LOW) for loaded address. R/W must meet the set-up and hold times around edge of K.
C	Input-Clock	<b>Positive Output Clock Input.</b> C is used in conjunction with $\overline{C}$ to clock out the Read data from the device. C and $\overline{C}$ can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
$\overline{C}$	Input-Clock	<b>Negative Output Clock Input.</b> $\overline{C}$ is used in conjunction with C to clock out the Read data from the device. C and $\overline{C}$ can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
K	Input-Clock	<b>Positive Input Clock Input.</b> The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
$\overline{K}$	Input-Clock	<b>Negative Input Clock Input.</b> $\overline{K}$ is used to capture synchronous data being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Output-Clock	<b>CQ is referenced with respect to C.</b> This is a free-running clock and is synchronized to the output clock (C) of the DDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the AC timing table.
$\overline{CQ}$	Output-Clock	<b><math>\overline{CQ}</math> is referenced with respect to C.</b> This is a free-running clock and is synchronized to the output clock (C) of the DDR-II. In the single clock mode, $\overline{CQ}$ is generated with respect to $\overline{K}$ . The timings for the echo clocks are shown in the AC timing table.
ZQ	Input	<b>Output Impedance Matching Input.</b> This input is used to tune the device outputs to the system data bus impedance. CQ, $\overline{CQ}$ , and $Q_{[x:0]}$ output impedance are set to $0.2 \times RQ$ , where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to $V_{DD}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	<b>DLL Turn Off—active LOW.</b> Connecting this pin to ground will turn off the DLL inside the device. The timings in the DLL turned off operation will be different from those listed in this data sheet. More details on this operation can be found in the application note, "DLL Operation in the QDR™-II."
TDO	Output	<b>TDO for JTAG.</b>
TCK	Input	<b>TCK pin for JTAG.</b>
TDI	Input	<b>TDI pin for JTAG.</b>
TMS	Input	<b>TMS pin for JTAG.</b>
NC	N/A	<b>Not connected to the die.</b> Can be tied to any voltage level.
NC/36M	N/A	<b>Address expansion for 36M.</b> This is not connected to the die and so can be tied to any voltage level.
NC/72M	N/A	<b>Address expansion for 72M.</b> This is not connected to the die and so can be tied to any voltage level.
$V_{SS}/72M$	Input	<b>Address expansion for 72M.</b> This must be tied LOW.
$V_{SS}/144M$	Input	<b>Address expansion for 144M.</b> This must be tied LOW.
$V_{SS}/288M$	Input	<b>Address expansion for 288M.</b> This must be tied LOW.
$V_{REF}$	Input-Reference	<b>Reference Voltage Input.</b> Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points.
$V_{DD}$	Power Supply	<b>Power supply inputs to the core of the device.</b>
$V_{SS}$	Ground	<b>Ground for the device.</b>
$V_{DDQ}$	Power Supply	<b>Power supply inputs for the outputs of the device.</b>

## Introduction

### Functional Overview

The CY7C1316AV18/CY7C1318AV18/CY7C1320AV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and  $\bar{K}$ ) and all output timing is referenced to the rising edge of the output clocks (C/ $\bar{C}$  or K/ $\bar{K}$  when in single clock mode).

All synchronous data inputs ( $D_{[x:0]}$ ) pass through input registers controlled by the rising edge of the input clocks (K and  $\bar{K}$ ). All synchronous data outputs ( $Q_{[x:0]}$ ) pass through output registers controlled by the rising edge of the output clocks (C/ $\bar{C}$  or K/ $\bar{K}$  when in single-clock mode).

All synchronous control ( $R/\bar{W}$ ,  $\bar{LD}$ ,  $\overline{BWS}_{[0:X]}$ ) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1318AV18 is described in the following sections. The same basic descriptions apply to CY7C1316AV18 and CY7C1320AV18.

### Read Operations

The CY7C1318AV18 is organized internally as a single array of 1M x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting  $R/\bar{W}$  HIGH and  $\bar{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to Address inputs is stored in the Read address register and the least significant bit of the address is presented to the burst counter. The burst counter increments the address in a linear fashion. Following the next K clock rise the corresponding 18-bit word of data from this address location is driven onto the  $Q_{[17:0]}$  using  $\bar{C}$  as the output timing reference. On the subsequent rising edge of C the next 18-bit data word from the address location generated by the burst counter is driven onto the  $Q_{[17:0]}$ . The requested data will be valid 0.45 ns from the rising edge of the output clock (C or  $\bar{C}$ , or K and  $\bar{K}$  when in single clock mode, 200-MHz and 250-MHz device). In order to maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C1318AV18 will first complete the pending read transactions. Synchronous internal circuitry will automatically three-state the outputs following the next rising edge of the positive output clock (C). This will allow for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

### Write Operations

Write operations are initiated by asserting  $R/\bar{W}$  LOW and  $\bar{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to Address inputs is stored in the Write address register and the least significant bit of the address is presented to the burst counter. The burst counter increments the address in a linear fashion. On the following K clock rise the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit Write Data register provided  $\overline{BWS}_{[1:0]}$  are both asserted active. On the subsequent rising edge of the Negative Input Clock (K) the information presented to  $D_{[17:0]}$  is also stored

into the Write Data register provided  $\overline{BWS}_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so will pipeline the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and  $\bar{K}$ ).

When write access is deselected, the device will ignore all inputs after the pending Write operations have been completed.

### Byte Write Operations

Byte Write operations are supported by the CY7C1318AV18. A Write operation is initiated as described in the Write Operation section above. The bytes that are written are determined by  $\overline{BWS}_0$  and  $\overline{BWS}_1$  which are sampled with each set of 18-bit data word. Asserting the appropriate Byte Write Select input during the data portion of a Write will allow the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a write will allow the data stored in the device for that byte to remain unaltered. This feature can be used to simplify Read/Modify/Write operations to a Byte Write operation.

### Single Clock Mode

The CY7C1318AV18 can be used with a single clock that controls both the input and output registers. In this mode the device will recognize only a single pair of input clocks (K and  $\bar{K}$ ) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/ $\bar{K}$  and C/ $\bar{C}$  clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and C HIGH at power-on. This function is a strap option and not alterable during device operation.

### DDR Operation

The CY7C1318AV18 enables high-performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation. The CY7C1318AV18 requires a single No Operation (NOP) cycle when transitioning from a Read to a Write cycle. At higher frequencies, some applications may require a second NOP cycle to avoid contention.

If a Read occurs after a Write cycle, address and data for the Write are stored in registers. The write information must be stored because the SRAM cannot perform the last word Write to the array without conflicting with the Read. The data stays in this register until the next Write cycle occurs. On the first Write cycle after the Read(s), the stored data from the earlier Write will be written into the SRAM array. This is called a Posted Write.

If a Read is performed on the same address on which a Write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

### Depth Expansion

Depth expansion requires replicating the  $\bar{LD}$  control signal for each bank. All other control signals can be common between banks as appropriate.


### Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175Ω and 350Ω, with V<sub>DDQ</sub> = 1.5V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

### Echo Clocks

Echo clocks are provided on the DDR-II to simplify data capture on high-speed systems. Two echo clocks are

### Application Example<sup>[1]</sup>



### Truth Table<sup>[2, 3, 4, 5, 6, 7]</sup>

Operation	K	$\overline{LD}$	R/W	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on consecutive K and $\overline{K}$ rising edges.	L-H	L	L	D(A1) at K(t + 1) ↑	D(A2) at $\overline{K}(t + 1)$ ↑
Read Cycle: Load address; wait one and a half cycle; read data on consecutive $\overline{C}$ and C rising edges.	L-H	L	H	Q(A1) at $\overline{C}(t + 1)$ ↑	Q(A2) at C(t + 2) ↑
NOP: No Operation	L-H	H	X	High-Z	High-Z
Standby: Clock Stopped	Stopped	X	X	Previous State	Previous State

### Burst Address Table (CY7C1318AV18, CY7C1320AV18)

First Address (External)	Second Address (Internal)
X..X0	X..X1
X..X1	X..X0

#### Notes:

- The above application shows two DDR-II used.
- X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
- Device will power-up deselected and the outputs in a three-state condition.
- On CY7C1318AV18 and CY7C1320AV18, A<sup>n</sup> represents address location latched by the devices when transaction was initiated and A2 represents the addresses sequence in the burst. On CY7C1316AV18, A1 represents A + 0' and A2 represents A + 1.'
- "t" represents the cycle at which a Read/Write operation is started. t+1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- Data inputs are registered at K and  $\overline{K}$  rising edges. Data outputs are delivered on C and  $\overline{C}$  rising edges, except when in single clock mode.
- It is recommended that K =  $\overline{K}$  and C =  $\overline{C}$  = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

generated by the DDR-II. CQ is referenced with respect to C and  $\overline{CQ}$  is referenced with respect to C. These are free-running clocks and are synchronized to the output clock of the DDR-II. In the single clock mode, CQ is generated with respect to K and  $\overline{CQ}$  is generated with respect to K. The timings for the echo clocks are shown in the AC Timing table.

### DLL

These chips utilize a Delay Lock Loop (DLL) that is designed to function between 80 MHz and the specified maximum clock frequency. The DLL may be disabled by applying ground to the DOFF pin. The DLL can also be reset by slowing the cycle time of input clocks K and  $\overline{K}$  to greater than 30 ns.



**Write Cycle Descriptions** (CY7C1316AV18 and CY7C1318AV18)<sup>[2, 8]</sup>

$\overline{BWS}_0$	$\overline{BWS}_1$	K	$\overline{K}$	Comments
L	L	L-H	–	During the Data portion of a Write sequence: CY7C1316AV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device, CY7C1318AV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	–	L-H	During the Data portion of a Write sequence: CY7C1316AV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device, CY7C1318AV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	H	L-H	–	During the Data portion of a Write sequence: CY7C1316AV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1318AV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[17:9]}$ will remain unaltered.
L	H	–	L-H	During the Data portion of a Write sequence: CY7C1316AV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1318AV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[17:9]}$ will remain unaltered.
H	L	L-H	–	During the Data portion of a Write sequence: CY7C1316AV18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1318AV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ will remain unaltered.
H	L	–	L-H	During the Data portion of a Write sequence: CY7C1316AV18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1318AV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ will remain unaltered.
H	H	L-H	–	No data is written into the devices during this portion of a Write operation.
H	H	–	L-H	No data is written into the devices during this portion of a Write operation.

**Write Cycle Descriptions**<sup>[2, 8]</sup> (CY7C1320AV18)

$\overline{BWS}_0$	$\overline{BWS}_1$	$\overline{BWS}_2$	$\overline{BWS}_3$	K	$\overline{K}$	Comments
L	L	L	L	L-H	–	During the Data portion of a Write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	L	L	L	–	L-H	During the Data portion of a Write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	H	H	H	L-H	–	During the Data portion of a Write sequence, only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[35:9]}$ will remain unaltered.
L	H	H	H	–	L-H	During the Data portion of a Write sequence, only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[35:9]}$ will remain unaltered.
H	L	H	H	L-H	–	During the Data portion of a Write sequence, only the byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ will remain unaltered.
H	L	H	H	–	L-H	During the Data portion of a Write sequence, only the byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ will remain unaltered.
H	H	L	H	L-H	–	During the Data portion of a Write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ will remain unaltered.
H	H	L	H	–	L-H	During the Data portion of a Write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ will remain unaltered.
H	H	H	L	L-H		During the Data portion of a Write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ will remain unaltered.
H	H	H	L	–	L-H	During the Data portion of a Write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ will remain unaltered.
H	H	H	H	L-H	–	No data is written into the device during this portion of a Write operation.
H	H	H	H	–	L-H	No data is written into the device during this portion of a Write operation.

**Note:**

8. Assumes a Write cycle was initiated per the Write Port Cycle Description Truth Table.  $\overline{BWS}_0$ ,  $\overline{BWS}_1$  in the case of CY7C1316AV18 and CY7C1318AV18 and also  $\overline{BWS}_2$ ,  $\overline{BWS}_3$  in the case of CY7C1320AV18 can be altered on different portions of a write cycle, as long as the set-up and hold requirements are achieved.





**Maximum Ratings**

(Above which the useful life may be impaired.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied .. -55°C to +125°C  
 Supply Voltage on V<sub>DD</sub> Relative to GND..... -0.5V to +2.9V  
 DC Applied to Outputs in High-Z..... -0.5V to V<sub>DDQ</sub> + 0.5V  
 DC Input Voltage<sup>[9]</sup>..... -0.5V to V<sub>DDQ</sub> + 0.5V

Current into Outputs (LOW)..... 20 mA  
 Static Discharge Voltage (MIL-STD-883, M 3015).... >2001V  
 Latch-up Current..... >200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>DD</sub> <sup>[10]</sup>	V <sub>DDQ</sub> <sup>[10]</sup>
Com'l	0°C to +70°C	1.8 ± 0.1V	1.4V to V <sub>DD</sub>

**Electrical Characteristics** Over the Operating Range<sup>[11]</sup>

**DC Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage		1.7	1.8	1.9	V
V <sub>DDQ</sub>	I/O Supply Voltage		1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	Note 12	V <sub>DDQ</sub> /2 - 0.12		V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OL</sub>	Output LOW Voltage	Note 13	V <sub>DDQ</sub> /2 - 0.12		V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OH(LOW)</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA, Nominal Impedance	V <sub>DDQ</sub> - 0.2		V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA, Nominal Impedance	V <sub>SS</sub>		0.2	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[9]</sup>		V <sub>REF</sub> + 0.1		V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[9, 14]</sup>		-0.3		V <sub>REF</sub> - 0.1	V
V <sub>IN</sub>	Clock Input Voltage		-0.3		V <sub>DD</sub> + 0.3	V
I <sub>X</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5		5	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled	-5		5	μA
V <sub>REF</sub>	Input Reference Voltage <sup>[15]</sup>	Typical Value = 0.75V	0.68	0.75	0.95	V
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	167 MHz		700	mA
			200 MHz		750	mA
			250 MHz		800	mA
I <sub>SB1</sub>	Automatic Power-down Current	Max. V <sub>DD</sub> , Both Ports Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> , Inputs Static	167 MHz		450	mA
			200 MHz		470	mA
			250 MHz		490	mA

**AC Input Requirements**

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	Input High (Logic 1) Voltage		V <sub>REF</sub> + 0.2	-	-	V
V <sub>IL</sub>	Input Low (Logic 0) Voltage		-	-	V <sub>REF</sub> - 0.2	V

**Capacitance<sup>[16]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>DD</sub> = 1.8V V <sub>DDQ</sub> = 1.5V	5	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	pF
C <sub>O</sub>	Output Capacitance		7	pF

**Notes:**

- Overshoot: V<sub>IH(AC)</sub> ≤ V<sub>DD</sub> + 0.85V (Pulse width less than t<sub>TCYC</sub>/2); Undershoot V<sub>IL(AC)</sub> > -1.5V (Pulse width less than t<sub>TCYC</sub>/2).
- Power-up: Assumes a linear ramp from 0V to V<sub>DD</sub>(Min.) within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> < V<sub>DD</sub>.
- All voltage referenced to ground.
- Outputs are impedance controlled. I<sub>OH</sub> = -(V<sub>DDQ</sub>/2)/(RQ/5) for values of 175Ω ≤ RQ ≤ 350Ω.
- Outputs are impedance controlled. I<sub>OL</sub> = (V<sub>DDQ</sub>/2)/(RQ/5) for values of 175Ω ≤ RQ ≤ 350Ω.
- This spec is for all inputs except C and C Clock. For C and C Clock, V<sub>IL</sub>(Max.) = V<sub>REF</sub> - 0.2V.
- V<sub>REF</sub> (Min.) = 0.68V or 0.46V<sub>DDQ</sub>, whichever is larger, V<sub>REF</sub> (Max.) = 0.95V or 0.54V<sub>DDQ</sub>, whichever is smaller.
- Tested initially and after any design or process change that may affect these parameters.

**Thermal Resistance<sup>[16]</sup>**

Parameter	Description	Test Conditions	165 FBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	16.7	$^{\circ}\text{C}/\text{W}$
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		2.5	$^{\circ}\text{C}/\text{W}$

**AC Test Loads and Waveforms**

**Switching Characteristics Over the Operating Range<sup>[17,18]</sup>**


Cypress Parameter	Consortium Parameter	Description	250 MHz		200 MHz		167 MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
$t_{CYC}$	$t_{KHKH}$	K Clock and C Clock Cycle Time	4.0	6.3	5.0	7.9	6.0	8.4	ns
$t_{KH}$	$t_{KHKL}$	Input Clock (K/ $\bar{K}$ and C/ $\bar{C}$ ) HIGH	1.6	–	2.0	–	2.4	–	ns
$t_{KL}$	$t_{KLKH}$	Input Clock (K/ $\bar{K}$ and C/ $\bar{C}$ ) LOW	1.6	–	2.0	–	2.4	–	ns
$t_{KH\bar{K}H}$	$t_{KH\bar{K}H}$	K Clock Rise to $\bar{K}$ Clock Rise and C to $\bar{C}$ Rise (rising edge to rising edge)	1.8	–	2.2	–	2.7	–	ns
$t_{KHCH}$	$t_{KHCH}$	K/ $\bar{K}$ Clock Rise to C/ $\bar{C}$ Clock Rise (rising edge to rising edge)	0.0	1.8	0.0	2.3	0.0	2.8	ns
<b>Set-up Times</b>									
$t_{SA}$	$t_{SA}$	Address Set-up to K Clock Rise	0.5	–	0.6	–	0.7	–	ns
$t_{SC}$	$t_{SC}$	Control Set-up to Clock (K, $\bar{K}$ ) Rise ( $\bar{LD}$ , $R/\bar{W}$ )	0.5	–	0.6	–	0.7	–	ns
$t_{SCDDR}$	$t_{SC}$	Double Data Rate Control Set-up to Clock (K, $\bar{K}$ ) Rise ( $BWS_0$ , $BWS_1$ , $BWS_2$ , $BWS_3$ )	0.35	–	0.4	–	0.5	–	ns
$t_{SD}$	$t_{SD}$	$D_{[X:0]}$ Set-up to Clock (K and $\bar{K}$ ) Rise	0.35	–	0.4	–	0.5	–	ns
<b>Hold Times</b>									
$t_{HA}$	$t_{HA}$	Address Hold after Clock (K and $\bar{K}$ ) Rise	0.5	–	0.6	–	0.7	–	ns
$t_{HC}$	$t_{HC}$	Control Hold after Clock (K and $\bar{K}$ ) Rise ( $\bar{LD}$ , $R/\bar{W}$ )	0.5	–	0.6	–	0.7	–	ns
$t_{HCDDR}$	$t_{HC}$	Double Data Rate Control Hold after Clock (K and $\bar{K}$ ) Rise ( $BWS_0$ , $BWS_1$ , $BWS_2$ , $BWS_3$ )	0.35	–	0.4	–	0.5	–	ns
$t_{HD}$	$t_{HD}$	$D_{[X:0]}$ Hold after Clock (K and $\bar{K}$ ) Rise	0.35	–	0.4	–	0.5	–	ns
<b>Output Times</b>									
$t_{CO}$	$t_{CHQV}$	C/ $\bar{C}$ Clock Rise (or K/ $\bar{K}$ in single clock mode) to Data Valid	–	0.45	–	0.45	–	0.50	ns
$t_{DOH}$	$t_{CHQX}$	Data Output Hold after Output C/ $\bar{C}$ Clock Rise (Active to Active)	–0.45	–	–0.45	–	–0.50	–	ns
$t_{CCQO}$	$t_{CHCQV}$	C/ $\bar{C}$ Clock Rise to Echo Clock Valid	–	0.45	–	0.45	–	0.50	ns

**Notes:**

- All devices can operate at clock frequencies as low as 119 MHz. When a part with a maximum frequency above 133 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and will output data with the output timings of that frequency range.
- Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V,  $V_{REF} = 0.75\text{V}$ ,  $R_Q = 250\Omega$ ,  $V_{DDQ} = 1.5\text{V}$ , input pulse levels of 0.25V to 1.25V, and output loading of the specified  $I_{OL}/I_{OH}$  and load capacitance shown in (a) of AC Test Loads.

**Switching Characteristics** Over the Operating Range (continued)<sup>[17,18]</sup>

Cypress Parameter	Consortium Parameter	Description	250 MHz		200 MHz		167 MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
$t_{CQOH}$	$t_{CHCQX}$	Echo Clock Hold after C/C Clock Rise	-0.45	-	-0.45	-	-0.50	-	ns
$t_{CQD}$	$t_{CQHQV}$	Echo Clock High to Data Valid	-	0.30	-	0.35	-	0.40	ns
$t_{CQDOH}$	$t_{CQHQX}$	Echo Clock High to Data Invalid	-0.30	-	-0.35	-	-0.40	-	ns
$t_{CHZ}$	$t_{CHZ}$	Clock (C and $\bar{C}$ ) Rise to High-Z (Active to High-Z) <sup>[19, 20]</sup>	-	0.45	-	0.45	-	0.50	ns
$t_{CLZ}$	$t_{CLZ}$	Clock (C and $\bar{C}$ ) Rise to Low-Z <sup>[19, 20]</sup>	-0.45	-	-0.45	-	-0.50	-	ns
<b>DLL Timing</b>									
$t_{KC Var}$	$t_{KC Var}$	Clock Phase Jitter	-	0.20	-	0.20	-	0.20	ns
$t_{KC lock}$	$t_{KC lock}$	DLL Lock Time (K, C)	1024	-	1024	-	1024	-	Cycles
$t_{KC Reset}$	$t_{KC Reset}$	K Static to DLL Reset	30	-	30	-	30	-	ns

**Switching Waveforms**<sup>[21, 22, 23]</sup>

**Notes:**

19.  $t_{CHZ}$ ,  $t_{CLZ}$ , are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 100$  mV from steady-state voltage.
20. At any given voltage and temperature  $t_{CHZ}$  is less than  $t_{CLZ}$  and  $t_{CHZ}$  less than  $t_{CO}$ .
21. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.
22. Output are disabled (High-Z) one clock cycle after a NOP.
23. In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-1900. The TAP operates using JEDEC standard 1.8V I/O logic levels.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction codes). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

### TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### *Instruction Register*

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the

TDI and TDO pins as shown in TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### *Bypass Register*

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### *Boundary Scan Register*

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### *Identification (ID) Register*

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

### TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### *IDCODE*

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction

is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### *SAMPLE Z*

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the “Update IR” state.

#### *SAMPLE/PRELOAD*

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### *BYPASS*

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### *EXTEST*

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### *EXTEST Output Bus Three-State*


IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a three-state mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the “extest output bus three-state”, is latched into the preload register during the “Update-DR” state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the “Shift-DR” state. During “Update-DR”, the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the “Test-Logic-Reset” state.

#### *Reserved*

These instructions are not implemented but are reserved for future use. Do not use these instructions.

**TAP Controller State Diagram<sup>[24]</sup>**


**Note:**  
 24. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

**TAP Controller Block Diagram**

**TAP Electrical Characteristics** Over the Operating Range<sup>[9, 11, 25]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.4		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		0.65V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.35V <sub>DD</sub>	V
I <sub>X</sub>	Input and Output Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub>	-5	5	μA

**TAP AC Switching Characteristics** Over the Operating Range<sup>[26, 27]</sup>

Parameter	Description	Min.	Max.	Unit
t <sub>TCYC</sub>	TCK Clock Cycle Time	100		ns
t <sub>TF</sub>	TCK Clock Frequency		10	MHz
t <sub>TH</sub>	TCK Clock HIGH	40		ns
t <sub>TL</sub>	TCK Clock LOW	40		ns

**Notes:**


25. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

26. t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register.

27. Test conditions are specified using the load in TAP AC test conditions. t<sub>p</sub>/t<sub>f</sub> = 1 ns.

**TAP AC Switching Characteristics** Over the Operating Range<sup>[26, 27]</sup> (continued)

Parameter	Description	Min.	Max.	Unit
<b>Set-up Times</b>				
$t_{TMSS}$	TMS Set-up to TCK Clock Rise	10		ns
$t_{TDIS}$	TDI set-up to TCK Clock Rise	10		ns
$t_{CS}$	Capture Set-up to TCK Rise	10		ns
<b>Hold Times</b>				
$t_{TMSh}$	TMS Hold after TCK Clock Rise	10		ns
$t_{TDIH}$	TDI Hold after Clock Rise	10		ns
$t_{CH}$	Capture Hold after Clock Rise	10		ns
<b>Output Times</b>				
$t_{TDOV}$	TCK Clock LOW to TDO Valid		20	ns
$t_{TDOX}$	TCK Clock LOW to TDO Invalid	0		ns

**TAP Timing and Test Conditions**<sup>[27]</sup>






### Identification Register Definitions

Instruction Field	Value			Description
	CY7C1316AV18	CY7C1318AV18	CY7C1320AV18	
Revision Number (31:29)	001	001	001	Version number.
Cypress Device ID (28:12)	11010100010000101	11010100010010101	11010100010100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	Indicate the presence of an ID register.

### Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

### Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

### Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N

### Boundary Scan Order (continued)

Bit #	Bump ID
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H
28	10G
29	9G



**Boundary Scan Order** (continued)


Bit #	Bump ID
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	Internal
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	1H
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E

**Boundary Scan Order** (continued)

Bit #	Bump ID
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1J
84	2J
85	3K
86	3J
87	2K
88	1K
89	2L
90	3L
91	1M
92	1L
93	3N
94	3M
95	1N
96	2M
97	3P
98	2N
99	2P
100	1P
101	3R
102	4R
103	4P
104	5P
105	5N
106	5R

**Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7C1316AV18-250BZC	BB165D	13 x 15 x 1.4 mm FBGA	Commercial
	CY7C1318AV18-250BZC			
	CY7C1320AV18-250BZC			
200	CY7C1316AV18-200BZC	BB165D	13 x 15 x 1.4 mm FBGA	Commercial
	CY7C1318AV18-200BZC			
	CY7C1320AV18-200BZC			
167	CY7C1316AV18-167BZC	BB165D	13 x 15 x 1.4 mm FBGA	Commercial
	CY7C1318AV18-167BZC			
	CY7C1320AV18-167BZC			

**Package Diagram**
**165 FBGA 13 x 15 x 1.40 mm BB165D**


QDR™ RAMs and Quad Data Rate™ RAMs comprise a new family of products developed by Cypress, Hitachi, IDT, Micron, NEC and Samsung technology. All product and company names mentioned in this document are the trademarks of their respective holders.



## Document History Page

Document Title: CY7C1316AV18/CY7C1318AV18/CY7C1320AV18 18-Mb DDR™-II SRAM 2-Word Burst Architecture				
Document Number: 38-05499				
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	208407	see ECN	DIM	New Data Sheet
*A	230396	see ECN	VBL	Upload data sheet to the internet
*B	320294	see ECN	SYT	Converted from Preliminary to Final