

# HM-6514/883

The HM-6514/883 is a 1024 x 4 static CMOS RAM fabri-

cated using self-aligned silicon gate technology. The device

utilizes synchronous circuitry to achieve high performance

On chip latches are provided for addresses allowing efficient

interfacing with microprocessor systems. The data output

can be forced to a high impedance state for use in expanded

Gated inputs allow lower operating current and also eliminates

the need for pull up or pull down resistors. The HM-6514/883 is fully static RAM and may be maintained in any state for an

Data retention supply voltage and supply current are guaran-

## 1024 x 4 CMOS RAM

March 1997

#### Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby ...... 125μW Max
- Low Power Operation ...... 35mW/MHz Max
- Data Retention ..... at 2.0V Min
- TTL Compatible Input/Output
- **Common Data Input/Output**
- **Three-State Output**
- Standard JEDEC Pinout
- Fast Access Time..... 120/200ns Max
- 18 Pin Package for High Density
- Gated Inputs No Pull Up or Pull Down Resistors Required
- On-Chip Address Register

#### Ordering Information

#### **TEMPERATURE RANGE** 120ns 200ns 300ns PACKAGE PKG. NO. HM1-6514S/883 HM1-6514B/883 -55°C to 125°C CERDIP F18.3 HM1-6514/883

Description


memory arrays.

and low power operation.

indefinite period of time.

teed over temperature.


#### Pinout



PIN	DESCRIPTION			
А	Address Input			
Ē	Chip Enable			
W	Write Enable			
D	Data Input			
Q	Data Output			

#### CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 6-151





Absolute Maximum Ratings	Thermal Information		
Supply Voltage+7.0V Input, Output or I/O Voltage GND -0.3V to VCC +0.3V ESD Classification Class 1	Thermal Resistance   CERDIP Package   Maximum Storage Temperature Range   Maximum Junction Temperature   Maximum Lead Temperature (Soldering 1	65	+175 <sup>0</sup> C
	Die Characteristics		
	Gate Count		6910 Gates
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may ca	use permanent damage to the device. This is a s	tress only ratin	g and operation

of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### **Operating Conditions**

Operating Voltage Range +4.5V to +5.5V	
Operating Temperature Range55°C to +125°C	Input Rise and Fall Time 40ns Max
Input Low Voltage	

#### TABLE 1. HM-6514/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

		(NOTE 1)	GROUP A		LIMITS		
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Output Low Voltage	VOL	VCC = 4.5V IOL = 3.2mA	1, 2, 3	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-	0.4	V
Output High Voltage	VOH	VCC = 4.5V IOH = -1.0mA	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	2.4	-	V
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-1.0	+1.0	μA
Input/Output Leakage Current	lioz	VCC = 5.5 V, VIO = GND or VCC	1, 2, 3	$-55^{\text{O}}\text{C} \le \text{T}_{\text{A}} \le +125^{\text{O}}\text{C}$	-1.0	+1.0	μA
Data Retention Supply Current	ICCDR	VCC = 2.0V, $\overline{E} = VCC - 0.3V,$ IO = 0mA	1, 2, 3	$-55^{0}C \le T_{A} \le +125^{0}C$	-	25	μA
Operating Supply Current	ICCOP	VCC = 5.5V, (Note 2) $\overline{E} = 1MHz$	1, 2, 3	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-	7	mA
Standby Supply Current	ICCSB	VCC = 5.5V, $\overline{E} = VCC-0.3V,$ IO = 0mA	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-	50	μΑ

NOTES:

1. All voltages referenced to device GND.

2. Typical derating 1.5mA/MHz increase in ICCOP.

#### TABLE 2. HM-6514/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

							LIN	IITS			
			GROUP A SUB-	TEMPERA-	HM-65 <sup>,</sup>	HM-6514S/883 HM-6514B		I4B/883	HM-65	14/883	1
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUPS	TURE	MIN	МАХ	MIN	МАХ	MIN	МАХ	UNITS
Chip Enable Access Time	(1) TELQV	VCC = 4.5 and 5.5V	9, 10, 11	-55 <sup>0</sup> C ≤ T <sub>A</sub> ≤ +125 <sup>0</sup> C	-	120	-	200	-	300	ns
Address Access Time	(2) TAVQV	VCC = 4.5 and 5.5V, Note 3	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	-	120	-	220	-	320	ns
Chip Enable Pulse Negative Width	(5) TELEH	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	120	-	200	-	300	-	ns
Chip Enable Pulse Positive Width	(6) TEHEL	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	50	-	90	-	120	-	ns
Address Setup Time	(7) TAVEL	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	0	-	20	-	20	-	ns
Address Hold Time	(8) TELAX	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	40	-	50	-	50	-	ns
Write Enable Pulse Width	(9) TWLWH	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	120	-	200	-	300	-	ns
Write Enable Pulse Setup Time	(10) TWLEH	VCC = 4.5 and 5.5V	9, 10, 11	-55 <sup>0</sup> C ≤ T <sub>A</sub> ≤ +125 <sup>0</sup> C	120	-	200	-	300	-	ns
Write Enable Pulse Hold Time	(11) TELWH	VCC = 4.5 and 5.5V	9, 10, 11	-55 <sup>0</sup> C ≤ T <sub>A</sub> ≤ +125 <sup>0</sup> C	120	-	200	-	300	-	ns
Data Setup Time	(12) TDVWH	VCC = 4.5 and 5.5V	9, 10, 11	-55 <sup>0</sup> C ≤ T <sub>A</sub> ≤ +125 <sup>0</sup> C	50	-	120	-	200	-	ns
Data Hold Time	(13) TWHDX	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	0	-	0	-	0	-	ns
Write Data Delay Time	(14) TWLDV	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	70	-	80	-	100	-	ns
Early Output High-Z Time	(15) TWLEL	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	0	-	0	-	0	-	ns
Late Output High-Z Time	(16) TEHWH	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	0	-	0	-	0	-	ns
Read or Write Cycle Time	(17) TELEL	VCC = 4.5 and 5.5V	9, 10, 11	$\begin{array}{l} -55^{0}C \leq T_{A} \\ \leq +125^{0}C \end{array}$	170	-	290	-	420	-	ns

NOTES:

1. All voltages referenced to device GND.

2. Input pulse levels: 0.8V to VCC-2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.

3. TAVQV = TELQV + TAVEL.

			HM-6514/883				
					LIM	ITS	1
PARAMETER	SYMBOL	CONDITIONS	NOTE	TEMPERATURE	MIN	MAX	UNITS
Input Capacitance	CI	VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1	T <sub>A</sub> = +25 <sup>o</sup> C	-	8	pF
Input/Output Capacitance	CIO	VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1	T <sub>A</sub> = +25 <sup>o</sup> C	-	10	pF
Chip Enable Output Disable Time	TELQX	VCC = 4.5 and 5.5V	1	$-55^{o}C \le T_{A} \le +125^{o}C$	5	-	
Chip Enable Output Disable Time	TEHQZ	VCC = 4.5 and 5.5V HM-6514S/883	1	$-55^{o}C \le T_{A} \le +125^{o}C$	-	50	ns
		VCC = 4.5 and 5.5V HM-6514B/883	1	-55 <sup>0</sup> C≤T <sub>A</sub> ≤+125 <sup>0</sup> C	-	80	ns
		VCC = 4.5 and 5.5V HM-6514/883	1	-55 <sup>0</sup> C≤T <sub>A</sub> ≤+125 <sup>0</sup> C	-	100	ns
High Level Output Voltage	VOH2	VCC = 4.5V, IO = -100µA	1	-55 <sup>0</sup> C≤T <sub>A</sub> ≤+125 <sup>0</sup> C	VCC -0.4	-	V


#### TABLE 3. HM-6514/883 ELECTRICAL PERFORMANCE SPECIFICATIONS

NOTES:

1. The parameters listed in Table 3 are controlled via design, or process parameters are characterized upon initial design and after major process and/or design changes.

#### TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%/5004	1
Final Test	100%/5004	2, 3, 8A, 8B, 10, 11
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9



The address information is latched in the on-chip registers on the falling edge of  $\overline{E}$  (T = 0). Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1) the output becomes

enabled but data is not valid until during time (T = 2).  $\overline{W}$  must remain high throughout the read cycle. After the output data has been read,  $\overline{E}$  may return high (T = 3). This will disable the output buffer and all inputs, and ready the RAM for the next memory cycle (T = 4).




FIGURE	2.	WRITE	CYCLE

**TRUTH TABLE** 

ТІМЕ	INPUTS		INPUTS			
REFERENCE	Ē	W	Α	DQ	FUNCTION	
-1	Н	х	х	Z	Memory Disabled	
0	<b>_</b>	х	V	Z	Cycle Begins, Addresses are Latched	
1	L	L	х	Z	Write Period Begins	
2	L	<u>_</u>	х	V	Data In is Written	
3	<u>_</u>	н	х	Z	Write Completed	
4	н	х	х	Z	Prepare for Next Cycle (Same as -1)	
5	<b>`</b>	х	V	Z	Cycle Ends, Next Cycle Begins (Same as 0)	

The write cycle is initiated by the falling edge of  $\overline{E}$  (T = 0), which latches the address information in the on-chip registers. There are two basic types of write cycles, which differ in the control of the common data-in/data-out bus.

Case 1:  $\overline{E}$  falls before  $\overline{W}$  falls


The output buffers may become enabled (reading) if  $\overline{E}$  falls before  $\overline{W}$  falls.  $\overline{W}$  is used to disable (three-state) the outputs so input data can be applied. TWLDV must be met to allow the  $\overline{W}$  signal time to disable the outputs before applying input data. Also, at the end of the cycle the outputs may become active if  $\overline{W}$  rises before  $\overline{E}$ . The RAM outputs and all inputs will three-state after  $\overline{E}$  rises (TEHQZ). In this type of write cycle TWLEL and TEHWH may be ignored.

Case 2:  $\overline{E}$  falls equal to or after  $\overline{W}$  falls, and  $\overline{E}$  rises before or equal to  $\overline{W}$  rising

This  $\overline{E}$  and  $\overline{W}$  control timing will guarantee that the data outputs will stay disabled throughout the cycle, thus simplifying the data input timing. TWLEL and TEHWH must be met, but TWLDV becomes meaningless and can be ignored. In this cycle TDVWH and TWHDX become TDVEH and TEHDX. In other words, reference data setup and hold times to the  $\overline{E}$  rising edge.

	IF	OBSERVE	IGNORE
Case 1	$\overline{E}$ falls before $\overline{W}$	TWLDV	TWLEL
Case 2	$\overline{E}$ falls after $\overline{W}$ and $\overline{E}$ rises before $\overline{W}$	TWLEL TEHWH	TWLDV TWHDX

If a series of consecutive write cycles are to be performed,  $\overline{W}$  may be held low until all desired locations have been written (an extension of Case 2).



### **Die Characteristics**

#### DIE DIMENSIONS:

136 x 167 x 19 ±1mils

#### **METALLIZATION:**

Type: Si - Al Thickness: 11kÅ ±2kÅ


#### GLASSIVATION:

Type: SiO<sub>2</sub> Thickness: 8kÅ  $\pm$  1kÅ

#### Metallization Mask Layout

## WORST CASE CURRENT DENSITY: 1.79 x 10<sup>5</sup> A/cm<sup>2</sup>

LEAD TEMPERATURE (10s soldering): 300°C



NOTE:

1. Pin numbers correspond to DIP Package only.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com