Low Skew, 1-TO-2

## DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### GENERAL DESCRIPTION




The ICS83026I-01 is a low skew, 1-to-2 Differential-to-LVCMOS/LVTTL Fanout Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS. The differential input can accept most dif-

ferential signal types (LVPECL, LVDS, LVHSTL, HCSL and SSTL) and translate to two single-ended LVCMOS/LVTTL outputs. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.


#### **F**EATURES

- 2 LVCMOS / LVTTL outputs
- Differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Maximum output frequency: 350MHz
- Output skew: 15ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Additive phase jitter, RMS: 0.03ps (typical)
- Small 8 lead SOIC package saves board space
- 3.3V core, 3.3V, 2.5V or 1.8V output operating supply
- -40°C to 85°C ambient operating temperature

#### BLOCK DIAGRAM



#### PIN ASSIGNMENT



#### ICS83026I-01 8-Lead SOIC

3.8mm x 4.8mm, x 1.47mm package body **M** Package

Top View



## ICS83026I-01

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body

G Package Top View

## Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	Type Description	
1	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.
4	OE	Input	Pullup	Output enable. When HIGH, outputs are enabled. When LOW, outputs are in High Impedance State. LVCMOS / LVTTL interface levels.
5	GND	Power		Power supply ground.
6	Q1	Output		Clock output. LVCMOS / LVTTL interface levels.
7	Q0	Output		Clock output. LVCMOS / LVTTL interface levels.
8	$V_{\scriptscriptstyle DDO}$	Power		Output supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
		$V_{DD}, V_{DDO} = 3.465V$			17	pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD} = 3.465 \text{V}, V_{DDO} = 2.625 \text{V}$			16	pF
	(per output)	$V_{DD} = 3.465V, V_{DDO} = 1.95V$			15	рF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
		$V_{DD}$ , $V_{DDO} = 3.3V$		7		Ω
R <sub>OUT</sub>	Output Impedance	$V_{DD} = 3.3V, V_{DDO} = 2.5V$		8		Ω
		$V_{DD} = 3.3V, V_{DDO} = 1.8V$		10		Ω

TABLE 3. CONTROL FUNCTION TABLE

Input	Outputs
OE	Q0, Q1
0	HiZ
1	Active

Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_i$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{14}$ 

8 Lead SOIC 112.7°C/W (0 lfpm)

8 Lead TSSOP 101.7°C/W (0 lfpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.71V$  to 3.465V, Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
			3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
			1.71	1.8	1.89	٧
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				3	mA

 $\textbf{TABLE 3B. LVCMOS / LVTTL DC Characteristics, V}_{DD} = 3.3 \text{V} \pm 5\%, \text{V}_{DDO} = 2.375 \text{V to } 3.465 \text{V}, \text{Ta} = -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	OE		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage	OE		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
\ /	Output Lligh Voltage	NOTE 1	$V_{DDO} = 3.135V$	2.6			V
V <sub>OH</sub>	Output High Voltage	, NOTE I	$V_{DDO} = 2.375V$	1.8			V
V <sub>OL</sub>	Output Low Voltage	; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{\text{DDO}}/2$ . See Parameter Measurement Information section,

Table 3C. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	OE		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage	OE		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	OE	$V_{DD} = V_{IN} = 1.95V$			5	μΑ
I	Input Low Current	OE	$V_{DD} = 1.95V, V_{IN} = 0V$	-150			μA
\/	Output High Voltage		$I_{OH} = -100 \mu A$	V <sub>DDO</sub> - 0.2			V
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -2mA	V <sub>DDO</sub> - 0.45			V
V	Output Low Voltage		$I_{OL} = 100 \mu A$			0.2	V
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 2mA			0.45	V

<sup>&</sup>quot;Output Load Test Circuit" diagrams.

Low Skew, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

Table 3D. Differential DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.71V$  to 3.465V, Ta =  $-40^{\circ}$ C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{IN} = V_{DD} = 3.465V$			150	μΑ
¹ıн	Imput High Current	CLK	$V_{IN} = V_{DD} = 3.465V$			150	μΑ
	Innut Low Current	nCLK	$V_{IN} = 0V, V_{DD} = 3.465V$	-150			μΑ
I <sub>IL</sub>	Input Low Current	CLK	$V_{IN} = 0V, V_{DD} = 3.465V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 2, 3			GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1:  $V_{pp}$  can exceed 1.3V provided that there is sufficient offset level to keep  $V_{IL} > 0V$ . NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD} + 0.3V$ .

NOTE 3: Common mode voltage is defined as  $V_{\rm HI}$ .

Table 4A. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				350	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 350MHz	1.3	1.9	2.5	ns
tsk(o)	Output Skew; NOTE 2, 4				15	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				900	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS, refer to Additive Phase Jitter Section			0.03		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	150		800	ps
		f≤66MHz	48		52	%
odc	Output Duty Cycle	67MHz ≤ <i>f</i> ≤ 166MHz	45		55	%
		167MHz ≤ <i>f</i> ≤ 350MHz	40		60	%

NOTE 1: Measured from the differential input crossing point to V<sub>DDO</sub>/2 of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{ppo}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 6.

Low Skew, 1-TO-2

## DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

**Table 4B. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				350	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 350MHz	1.5	2.0	2.6	ns
tsk(o)	Output Skew; NOTE 2, 4				15	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				750	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS, refer to Additive Phase Jitter Section			0.03		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	150		800	ps
		f≤66MHz	48		52	%
odc	Output Duty Cycle	67MHz ≤ <i>f</i> ≤ 166MHz	46		54	%
		167MHz ≤ <i>f</i> ≤ 350MHz	40		60	%

NOTE 1: Measured from the differential input crossing point to  $V_{\mbox{\tiny DDO}}\!/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DDO}/2$ .

Integrated

Circuit Systems, Inc.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>nno</sub>/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 4C. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				350	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 350MHz	1.9	2.5	3.1	ns
tsk(o)	Output Skew; NOTE 2, 4				15	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS, refer to Additive Phase Jitter Section			0.03		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	200		900	ps
		<i>f</i> ≤ 66MHz	48		52	%
odc	Output Duty Cycle	67MHz ≤ <i>f</i> ≤ 166MHz	43		57	%
		167MHz ≤ <i>f</i> ≤ 350MHz	40		60	%

NOTE 1: Measured from the differential input crossing point to  $V_{\tiny DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>nno</sub>/2.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in

the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de-

vice meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER


## PARAMETER MEASUREMENT INFORMATION






#### 3.3VCore/3.3V OUTPUT LOAD AC TEST CIRCUIT


#### 3.3VCore/2.5V OUTPUT LOAD AC TEST CIRCUIT






#### 3.3VCore/1.8V OUTPUT LOAD AC TEST CIRCUIT

#### DIFFERENTIAL INPUT LEVEL







#### **OUTPUT SKEW**

#### PART-TO-PART SKEW


# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER





#### PROPAGATION DELAY

#### OUTPUT RISE/FALL TIME



#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $\rm V_{SWING}$  and  $\rm V_{OH}$  must meet the  $\rm V_{PP}$  and  $\rm V_{CMR}$  input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### SCHEMATIC EXAMPLE

Figure 3 shows an application schematic example of ICS83026I-01. The ICS83026I-01 CLK/nCLK input can directly accepts various types of differential signal. In this example, the input is driven by an LVDS driver. The ICS83026I-01 outputs are

LVCMOS drivers. In this example, series termination approach is shown. Additional termination approaches are shown in the LVCMOS Termination Application Note.




FIGURE 3. ICS83026I-01 SCHEMATIC EXAMPLE

### **RELIABILITY INFORMATION**

Table 5A.  $\theta_{\text{JA}}$ vs. Air Flow Table for 8 Lead SOIC

#### $\theta_{1A}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 153.3°C/W
 128.5°C/W
 115.5°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 112.7°C/W
 103.3°C/W
 97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### Table 5B. $\theta_{\text{JA}}$ vs. Air Flow Table for 8 Lead TSSOP

θ <sub>JA</sub> by Velocity (Linear Feet per Minute)				
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 101.7°C/W	<b>200</b> 90.5°C/W	<b>500</b> 89.8°C/W	

#### **TRANSISTOR COUNT**

The transistor count for ICS83026I-0I is: 260



PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 6A. PACKAGE DIMENSIONS

OVILDO	Millin	neters
SYMBOL	MINIMUM	MAXIMUM
N		8
Α	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

TABLE 6B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWBOL	Minimum	Maximum	
N	8		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS83026BMI-01	3026BI01	8 lead SOIC	96 per tube	-40°C to 85°C
ICS83026BMI-01T	3026BI01	8 lead SOIC on Tape and Reel	2500	-40°C to 85°C
ICS83026BGI-01	26B01	8 lead TSSOP	154 per tube	-40°C to 85°C
ICS83026BGI-01T	26B01	8 lead TSSOP on Tape and Reel	2500	-40°C to 85°C

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

REVISION HISTORY SHEET					
Rev	Rev Table Page Description of Change		Date		
		1	Added 8 Lead TSSOP package to Pin Assignment.		
Α		3	Absolute Maximum Ratings - added 8 Lead TSSOP to Package Thermal		
			Impedance.	6/25/04	
		11	Added 8 Lead TSSOP Reliability Information table.	0/25/04	
		12	Added 8 Lead TSSOP Package Outline and Package Dimensions.		
	T7	13	Ordering Information Table - added 8 Lead TSSOP ordering information.		