

RADIATION HARDENED POWER MOSFET SURFACE MOUNT (LCC-18)

IRHE57034
60V, N-CHANNEL
R₅ TECHNOLOGY

Product Summary

Part Number	Radiation Level	R _{DS(on)}	I _D
IRHE57034	100K Rads (Si)	0.08Ω	12A
IRHE53034	300K Rads (Si)	0.08Ω	12A
IRHE54034	600K Rads (Si)	0.08Ω	12A
IRHE58034	1000K Rads (Si)	0.1Ω	12A



International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low R_{DS(on)} and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

Features:

- Single Event Effect (SEE) Hardened
- Ultra Low R_{DS(on)}
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Ceramic Package
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
I _D @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	12	A
I _D @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	7.4	
I _{DM}	Pulsed Drain Current ①	48	
P _D @ T _C = 25°C	Max. Power Dissipation	25	W
	Linear Derating Factor	0.2	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy ②	85	mJ
I _{AR}	Avalanche Current ①	12	A
E _{AR}	Repetitive Avalanche Energy ①	2.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.4	V/ns
T _J	Operating Junction	-55 to 150	°C
T _{STG}	Storage Temperature Range		
	Pckg. Mounting Surface Temp.	300 (for 5s)	
	Weight	0.42 (Typical)	g

For footnotes refer to the last page

Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	60	—	—	V	V _{GS} = 0V, I _D = 1.0mA
ΔBV _{DSS} /ΔT _j	Temperature Coefficient of Breakdown Voltage	—	0.058	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.08	Ω	V _{GS} = 12V, I _D = 7.4A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 1.0mA
g _{fs}	Forward Transconductance	5.0	—	—	S (r)	V _{DS} ≥ 15V, I _{DS} = 7.4A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	10	μA	V _{DS} = 48V, V _{GS} = 0V
		—	—	25		V _{DS} = 48V, V _{GS} = 0V, T _j = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	—	—	45	nC	V _{GS} = 12V, I _D = 12A
Q _{gs}	Gate-to-Source Charge	—	—	11		V _{DS} = 30V
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	15		
t _{d(on)}	Turn-On Delay Time	—	—	25	ns	V _{DD} = 30V, I _D = 12A, V _{GS} = 12V, R _G = 7.5Ω
t _r	Rise Time	—	—	100		
t _{d(off)}	Turn-Off Delay Time	—	—	40		
t _f	Fall Time	—	—	30		
L _S + L _D	Total Inductance	—	6.1	—	nH	Measured from the center of drain pad to center of source pad
C _{iss}	Input Capacitance	—	1250	—	pF	V _{GS} = 0V, V _{DS} = 25V
C _{oss}	Output Capacitance	—	520	—		f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	—	16	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	12	A	
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	48		
V _{SD}	Diode Forward Voltage	—	—	1.5	V	T _j = 25°C, I _S = 12A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	135	ns	T _j = 25°C, I _F = 12A, di/dt ≤ 100A/μs
Q _{RR}	Reverse Recovery Charge	—	—	420	nC	V _{DD} ≤ 25V ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	5.0	°C/W	
R _{thJ-PCB}	Junction-to-PC board	—	—	19		soldered to a copper-clad PC board
R _{thJA}	Junction-to-Ambient	—	—	75		

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

Radiation Characteristics

IRHE57034

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	Up to 600K Rads(Si) ¹		1000K Rads (Si) ²		Units	Test Conditions
		Min	Max	Min	Max		
BV _{DSS}	Drain-to-Source Breakdown Voltage	60	—	60	—	V	V _{GS} = 0V, I _D = 1.0mA
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0	1.5	4.0		V _{GS} = V _{DSS} , I _D = 1.0mA
I _{GSS}	Gate-to-Source Leakage Forward	—	100	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	-100	—	-100		V _{GS} = -20V
I _{DSS}	Zero Gate Voltage Drain Current	—	10	—	10	μA	V _{DSS} = 48V, V _{GS} = 0V
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.034	—	0.043	Ω	V _{GS} = 12V, I _D = 7.4A
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (LCC-18)	—	0.08	—	0.1	Ω	V _{GS} = 12V, I _D = 7.4A
V _{SD}	Diode Forward Voltage ④	—	1.5	—	1.5	V	V _{GS} = 0V, I _S = 12A

1. Part numbers IRHE57064, IRHE53064 and IRHE54064

2. Part number IRHE58064

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)				
				@V _{GS} = 0V	@V _{GS} = -5V	@V _{GS} = -10V	@V _{GS} = -15V	@V _{GS} = -20V
Kr	39.2	37.4	300	60	60	60	52	34
Xe	63.3	300	29.2	46	46	35	25	15
Au	86.6	2068	106	35	35	27	20	14








Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25V$, starting $T_J = 25^\circ C$, $L = 1.2\text{ mH}$
Peak $I_L = 12A$, $V_{GS} = 12V$
- ③ $I_{SD} \leq 12A$, $di/dt \leq 220A/\mu s$,
 $V_{DD} \leq 60V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300\text{ }\mu s$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
48 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — LCC-18**NOTES:**

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice.11/01