



LC83010N, 83010NE

Audio Digital Signal Processor

Overview

The LC83010N, 83010NE is a single-chip digital signal processor (DSP). It is designed for use in the application fields such as a digital processing of audio signals.

The LC83010N, 83010NE CMOS processor has various on-chip filtering circuits such as a graphic equalizer for reproduction of sound quality. It also has simulation circuit for reverberation (sound reflection and echo), so that sound field with surround and delay can be created.

The LC83010N and LC83010NE are upgraded versions of the LC83010 and the LC83010E. The LC83010N and LC83010NE have a 64fs clock output that enables improved interfacing with external A/D converters. TEST5 has been renamed FS640/T5 and incorporates both the new clock output and the original test output.

Features

LSI functions

- Dual Harvard Architecture: Enables simultaneous processing (multiply and addition) of stereo signals in a single instruction cycle.

The LC83010N, LC83010NE processor has the following two independent units:

- Multiplier : 24 bits \times 16 bits (fixed-point decimal)
- ALU : 32-bit arithmetic calculation, 24-bit arithmetic and logical operations.
- ACCumulator (ACC) : 32 bits
- Temporal Registers (TMP0 to TMP7) : 32-bit for each
- Internal Memory

Data RAM	128 \times 24 bits
Coefficient RAM	256 \times 16 bits
Constant ROM	256 \times 24 bits
- Program memory Capacity (RAM) : 320 \times 32 bits
- A variety of I/O interfaces.
 - Audio signal I/O
 - 1 channel for input (applicable to various formats)
 - 3 channel for output (applicable to up to 4 types of data format)

- Surround DRAM access signal :
 - 16 accesses/CH Max. (within 1 fs)
 - Up to 2 256K (64K \times 4 bits) DRAMs or 4M (256K \times 4 bits) DRAMs can be directly connected to this chip.
- Uses external DRAMs with RAS access times of 120 ns or lower.
- Serial input/output interface with a microcomputer.
 - Synchronous 8-bit serial input : 1
 - [Mail box (16 bits \times 8) function available]
 - Synchronous 8-bit serial output : 1
- Interrupt function (Vectored interrupt with the INT pin)
- Stack Nesting Levels : 4
- On-chip Interval Timer :
 - 12 bits (timer clock = sampling frequency)
- Cycle time : 108ns (sampling frequency = 48kHz)
- Single 5V power supply.
- Package :
 - 64-pin DIPs (LC83010N).
 - 80-pin QFPs (LC83010NE).

Note) When soldering QFP devices, do not use the solder dip method.

- Evaluation chip : LC83EV010N (PGA100)

- Applications
 - Graphic Equalizer
 - Power calculation for spectrum analyzer display
 - Sound field creation (using external DRAMs)
 - 4 Speakers + REC output

Development Environment

- Software Tools
 - Assembler
 - Debugger with simulation
- Hardware Tools
 - IBM PC-AT compatible machines or AX personal computers
 - In Circuit Emulator (ICE)

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.


■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

LC83010N, 83010NE

Package Dimensions


unit:mm

3071-DIP64S




unit:mm

3174-QIP80E




Block Diagram




LC83010N, 83010NE

Pin Assignments (DIP64S)



Top View

(QIP80E)



Top View

LC83010N, 83010NE

Pin Function

	Pin Name	I/O	Functional Description
	VDD1, 2	I	+5V power supply pins (These pins should be connected to the positive power source.)
	VSS1, 2	I	GND power supply pins (These pins should be connected to the ground level.)
Audio I/F (Interface)	ASI1	I	Audio data serial input 1
	ASI2	I	Audio data serial input 2
	BCK1	I	Bit clock input pin for ASI1 data
	BCK2	I/O	Bit clock input pin for ASI2 data (I/O selectable by CR)
	LRCKI	I	Input pin for L/R channel distinguish signal (H: L channel data ; L: R channel data)
	LRCKO	O	Input pin for L/R channel distinguish signal (H: L channel data ; L: R channel data)
	ASO	O	Audio data serial output
	AOBCK	O	Bit clock output pin for ASO data (for 32fs and 48fs)
	AOWCK	O	Word clock output pin for ASO data
	AOTDF1	O	Serial output pin for audio data (for high presence 1)
	AOTDF2	O	Serial output pin for audio data (for high presence 2)
	DFBCK	O	Bit clock output pin for AOTDF1 and AOTDF2 data (for 32fs and 48fs)
DFWCK	O	Word clock output pin for AOTDF1 and AOTDF2 data	
DRAM I/F	RAS	O	Output pin for RAS signal to external DRAMs
	CAS	O	Output pin for CAS signal to external DRAMs
	DREAD	O	Output pin for data read signal to external DRAMs
	DWRT	O	Output pin for data write signal to external DRAMs
	A0 to 8	O	Output pins for address signals to external DRAMs (64K × 4 bits: A0 to A7, 256K × 4 bits: A0 to A8)
	D0 to 7	I/O	Input/output pins for data transfer with external DRAMs. In the single DRAM configuration mode, pins D0 to D3 are used. In the double DRAM configuration mode, pins D0 to D7 are used.
Microcomputer I/F	SI	I	Input pin for serial data from control microcomputer (8-bit serial data)
	SICK	I	Serial clock input pin for SI data
	SIRQ	I	Request signal input pin for serial data input
	SIACK	O	Output pin for Acknowledge response to the input request signal from a microcomputer
	SRDY	I	Input pin for a Ready signal from a controlling microcomputer indicating the end of a data transfer
	SO	O	Output pin for serial data to a controlling microcomputer (8-bit serial data)
	SOCK	I	Serial clock input pin for SO data
	SORQ	I	Request signal input pin for serial data output
	SOACK	O	Output pin for Acknowledge response to the output request signal from a microcomputer
		P0 to 5	I/O
Control pins	OSC1	I	Pin for connection with a crystal oscillator or for clock input from an external source. (384fs)
	OSC2	O	Pin for connection with a crystal oscillator (should be left open in external clock input mode)
	FS384O	O	384fs output pin
	INT	I	Interrupt request input pin (with on-chip pull-up resistor)
	RES	I	Reset input pin (with on-chip pull-up resistor)
	SELCL	I	L/R channel signal select input pin with on-chip pull-down resistor ; L: external (LRCKI), H: internal (internal divider output)
	TEST 1 to 4	I	Test signal input pins. Normally, these pins should be connected to the ground level.
	FS64O/T5	O	Test signal output pins, 64fs clock output/test output. FS64O/T5 functions as a test output in test mode and as a 64fs clock output for external A/D converters during normal operation.

DISCONTINUED PRODUCT

LC83010N, 83010E

Pin Configuration Types

Level specification	Circuit type	Pin Name
TTL level output		ASO, AOBCK AOWCK, LRCKO, AOTDF1, AOTDF2, DFWCK, A0 to A8, FS384O, RAS, CAS, DREAD, DWRT, FS64O/T5
CMOS medium level current output		SO, SOAK, SIAK
Schmitt input		S0CK, SI, SICK, SORQ, SIRQ, SRDY
L level Schmitt input		BCK1, ASI1, ASI2, LRCKI
Normal input		TEST1 to 4
Input with internal pull-up resistor		RES, INT
Input with internal pull-down resistor		SELC
TTL level output Low level Schmitt input		BCK2, D0 to D7
Pu MOS medium current output Normal input		P0 to P5

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V_{DDmax}		-0.3 to +7.0	V	
Output voltage	V01	OSC2 output	Up to the voltage produced by oscillation	V	
	V02	Pins except for the OSC2	-0.3 to $V_{DD} + 0.3$	V	
Input voltage	V_{IN}		-0.3 to $V_{DD} + 0.3$	V	
Peak output current	I_{OP1}	Audio I/F, DRAM I/F	-2 to +4	mA	1
	I_{OP2}	Microcomputer I/F	-2 to +10	mA	2
	I_{OP3}	P0 to P5	-0.5 to +10	mA	3
Average output current	I_{OA1}	Audio I/F: Per pin	-2 to +4	mA	4
	I_{OA2}	Audio I/F, DRAM I/F: Per pin	-2 to +4	mA	5
	I_{OA3}	Microcomputer I/F: Per pin	-2 to +10	mA	2
	I_{OA4}	P0 to P5: Per pin	-0.5 to +10	mA	3
	ΣI_{OA1}	Audio I/F: Total	-11 to +45	mA	4
	ΣI_{OA2}	Audio I/F, DRAM I/F: Total	-4 to +15	mA	5
	ΣI_{OA3}	Microcomputer I/F: Total	-4 to +15	mA	2
	ΣI_{OA4}	P0 to P5: Total	-3 to +30	mA	3
Allowable power dissipation	$P_d max$	$T_a = -30$ to $+70^\circ\text{C}$	600	mW	
Operating temperature	T_{opr}		-30 to +70	$^\circ\text{C}$	
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$	

* When soldering QFP devices, do not use the solder dip method.

Allowable Operating Conditions at $T_a = -30$ to $+70^\circ\text{C}$, $V_{DD} = 4.75\text{V}$ to 5.25V , $V_{SS} = 0\text{V}$, unless otherwise noted

Parameter	Symbol	Conditions	Ratings			Unit	Note
			min	typ	max		
Operating supply voltage	V_{DD}		4.75		5.25	V	
Input high-level voltage	V_{IH1}	Audio I/F, DRAM I/F	2.4			V	6
	V_{IH2}	P0 to P5, SELC, TEST1 to 4	$0.7V_{DD}$			V	
	V_{IH3}	RES, INT, Microcomputer I/F	$0.75V_{DD}$			V	7
Input low-level voltage	V_{IL1}	Audio I/F, DRAM I/F			0.8	V	6
	V_{IL2}	P0 to P5, SELC, TEST1 to 4			$0.3V_{DD}$	V	
	V_{IL3}	RES, INT, Microcomputer I/F			$0.25V_{DD}$	V	7
Operating frequency (Instruction cycle time)	f_{OP} (TCYC)	Up to 1% crystal oscillation error is allowed. max: $48\text{kHz} \times 384 \times 1.01$	12.17 (165)		18.62 (107)ns	MHz (ns)	
External clock input conditions	Frequency	f_{EXT}	12.17		18.62	MHz	
	Pulse width	f_{EXTH} f_{EXTL}	20			ns	
	Rise time Fall time	f_{EXTR} f_{EXTF}			10	ns	
Self-oscillation conditions	Crystal oscillation	oscillation frequency	f_{EXT}		18.62	MHz	
	oscillation stabilizing period	f_{EXTS}				ms	
Audio data input conditions	Transfer bit clock cycle	t_{BCYC}	325			ns	
	Transfer bit clock pulse width	t_{BCW}	100			ns	
	Data set up time	t_S	75			ns	
	Data hold time	t_H	75			ns	

Continued on next page.

LC83010N, 83010NE

Continued from preceding page.

Parameter		Symbol	Conditions	Ratings			Unit	Note
				min	typ	max		
Serial I/O clock conditions	Serial clock cycle	t_{SCYC}	Applies to the microcomputer interface. See figure 5. (Applies to the SICK, SOCK and SI pins.)	650			ns	
	Serial clock pulse width	t_{SCW}		325			ns	
	Data set up time	t_{SS}		75			ns	
	Data hold time	t_{SH}		75			ns	
DRAM input conditions	Data set up time	t_{DS}	Applies to the data input from external DRAM. See figure 6. (Timings between \overline{RAS} , \overline{CAS} and D0 to D7)	41			ns	8
	Data hold time	t_{DH}		0			ns	8

Electrical Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $V_{DD} = 4.75\text{V}$ to 5.25V , $V_{SS} = 0\text{V}$ unless otherwise noted

Parameter		Symbol	Conditions	Ratings			Unit	Note
				min	typ	max		
Input low-level current		I_{IL1}	\overline{RES} , \overline{INT} , $V_{IN}=V_{SS}$	-250			μA	
		I_{IL2}	P0 to P5, $V_{IN}=V_{SS}$	-1			mA	
Input high-level current		I_{IH}	\overline{SELC} , Input pin with pull-down resistor			250	μA	
Output high-level voltage		V_{OH1}	$I_{OH}=-0.4\text{mA}$	4.0			V	1
		V_{OH2}	$I_{OH}=-50\mu\text{A}$	$V_{DD}-1.2$			V	2, 3
Output low-level voltage		V_{OL1}	$I_{OH}=2\text{mA}$			0.4	V	1
		V_{OL2}	$I_{OH}=10\text{mA}$			1.5	V	2, 3
Input leakage current			$V_{IN}=V_{SS}$ to V_{DD}	-10		+10	μA	
Output-off leakage current		I_{OFF}	$V_O=V_{SS}$, V_{DD}	-40		+40	μA	
Input/output capacitance						10	pF	
Audio data output timing	Output data hold time	t_{OH}	Applies to audio data output. See figure 7.	20			ns	
	Output data delay	t_{OD}				100	ns	
Microcomputer I/F output delay	Output data delay	t_{SD}	Applies to serial data output. See figure 8.			100	ns	
Access timings for external DRAM	RAS H pulse width	t_{RP}	Data output timing for external DRAM. See figure 9. (Note) DRAM which has RAS access time below 120ns should be used.	95			ns	8
	RAS L pulse width	t_{RAS}		150			ns	8
	CAS H pulse width	t_{CP}		80			ns	8
	CAS L pulse width	t_{CAS}		101			ns	8
	RAS address set up time	t_{RS}		0			ns	8
	RAS address hold time	t_{RH}		20			ns	8
	CAS address set up time	t_{CS}		0			ns	8
	CAS address hold time	t_{CH}		40			ns	8
	DWRT pulse width	t_W		50			ns	8
	CAS-before-WRITE set up time	t_{WC}		0			ns	8
	Data set up time	t_{SD}		0			ns	8
	Data hold time	t_{HD}		50			ns	8
Crystal oscillation	C1, C2		OSC1, OSC2, See figure 2.		20		pF	
Current drain	I_{DD}		$V_{DD}1, 2$, 18.62MHz external clock		50	100	mA	

(Note 1) TTL level output pins: ASO, AOBCK, AOWCK, LRCKO, BCK2, AOTDF1, AOTDF2, DFBACK, DFWCK, D0 to D7, A0 to A8, FS3840, \overline{RAS} , \overline{CAS} , \overline{DREAD} , \overline{DWRT} and FS640/T5

(Note 2) CMOS medium current outputs: SO, \overline{SOAK} , and SIAK

(Note 3) Pu MOS medium current outputs: P0 to P5

(Note 4) TTL level outputs (first group): ASO, AOBCK, AOWCK, LRCKO, A0 to A8, D0 to D7, FS3840 and BCK2

(Note 5) TTL level outputs (second group): AOTDF1, AOTDF2, DFWCK, \overline{RAS} , \overline{CAS} , \overline{DREAD} , \overline{DWRT} , and DFBCK

(Note 6) L level Schmitt inputs pin: BCK1, BCK2, ASI1, ASI2, LRCK1, and D0 to D7

(Note 7) Schmitt input pins: \overline{RES} , \overline{INT} , \overline{SOCK} , SI, \overline{SICK} , \overline{SORQ} , \overline{SIRQ} , and \overline{SRDY}

(Note 8) The maximum load capacitance of \overline{RAS} , \overline{CAS} , \overline{DREAD} , \overline{DWRT} , D0 to D7 and A0 to A8 is 50pF.

LC83010N, 83010NE

Figure 1. External input clock waveform (OSC1)




Figure 2. Crystal oscillation circuit




Figure 3. Oscillation stabilizing period




Figure 4. Audio data input conditions









Figure 5. Microcomputer Interface





Program Load to The LC83010N

- Boot procedure -

Programs must be loaded (boot strap) into the LC83010N (D²SP) from an external control unit (microcomputer) because its internal program memory consists of RAMs. The capacity of the program memory is 320 words × 32 bits. The procedural flow to load a 320-word program into the D²SP from a controlling microcomputer is shown in Figure A-1.

- (1) Reset the entire system (microcomputer and D²SP) or reset the D²SP from the controlling microcomputer. After the D²SP is reset, it then enters the Boot mode.
- (2) Transfer the program to the D²SP from the microcomputer. The program is transferred to the D²SP in 8-bit synchronous serial communication mode. The program data of 8 bits × 16 data (equal to 4 instructions) is transferred to the D²SP continuously from the microcomputer, and followed by the SRDY signal. The D²SP stores that program data of 4 instructions to the internal mail box. The program data is then moved to the program RAM at the moment when the SRDY signal reaches the D²SP.
- (3) The operations discussed in (2) are repeated 80 times until the program data transfer of 320 instructions from the microcomputer to the D²SP is complete.
- (4) The D²SP automatically starts the program execution when the program loading of 320 instructions is complete. The program is transferred to the D²SP from the microcomputer in that manner.




Figure A-1. Example Program Boot Flow (D²SP ← Microcomputer)

Figure A-2 gives the outline of an example program Boot system.




Figure A-2. Outline of an Example Program Boot System

Development Tool System

- Program development flow -

Development tools are provided to help the user to easily develop application programs for the D²SP. These development tools are divided into two groups: software support tool group and hardware support tool group. The software support tool group consists of an assembler, debugger and simulator.

The hardware support tool group is realized as an In-Circuit Emulator (ICE).

Figure A-3 shows the applications development flow for the D²SP system.

- (1) Write an application source program.
- (2) Check the source program for syntax errors with the assembler. If every syntax error is corrected, the assembler generates a HEX program file.
- (3) Check the HEX file for operational errors with the simulator. If the desired operations are not successful, start the debugger to find what caused logical errors.
- (4) If program operations are checked successfully, use the ICE to evaluate the audio signal output. First, evaluate sound signals only with the ICE. In this evaluation process, the delay memory and microcomputer of the ICE are used. Second, start the total evaluation on an application system. In this evaluation stage, the AD/DA converters, microcomputer, and delay memory on the user application system are used.




Figure A-3. Applications Development Flow

Figure A-4 shows the entire program development tool system for the D²SP.

The software tools such as the assembler, debugger, simulator can be run on an IBM PC-AT compatible machine or an AX personal computer. The ICE is also controlled by such a host personal computer.




Figure A-4. Entire Support Tool System for Microprogram Development

(1) Debugger

The debugger is a software support tool designed to realize virtual D²SP functional circuits. In this virtually emulated D²SP environment, user application programs can be evaluated as if they were executed on the real chip. The debugger is used mainly for logics analysis and detailed data analysis.

Major functions of the debugger are listed in the table below with brief explanation for each.

- Display and Edit instructions
These instructions can be used to display the contents of memory and registers on a screen and to update them.
- Memory Fill instruction
This instruction is used to fill a specified memory address range with a desired value.
- Move instruction
This instruction is used to transfer the data in a specified memory address range to another range.
- Memory Load and Save instructions
These instructions are used to transfer data between memory and disk. The memory load instruction enables the data transfer from a disk file to memory while the memory save instruction allows the data transfer from memory to a disk file.
- Assemble and Unassemble instructions
The assemble instruction is used to convert mnemonics into machine codes.
The unassemble instruction is used to convert memory data back to mnemonics.
- Emulation instruction control instruction and Break point instruction
These instructions are used to execute the D²SP program and trace its operations. The break point instruction is used to set a point where the program execution stops.

Table Major debugger functions

(2) Outline of the simulator functions

The application programs can be tested in the following sequence:

- Inputting digital audio signals to the D²SP chip,
- Executing a program,
- Converting the audio output into analog signals, and
- Measuring the analog signals with an oscilloscope or frequency characteristics meter (or sweep meter).

The simulator enables the above operations on a personal computer.

Figure A-5 shows the signal waveform measurement.

This simulator has the following three measurement functions:

- 1) Audio output waveforms (sine waves) with respect to audio input waveforms (sine waves)
- 2) Frequency characteristics of audio output (AOUT)
- 3) Impulse response characteristics of audio output




Figure A-5. Display of Various Waveforms




Figure A-6. Display of Frequency Characteristics




Figure A-7. Impulse Response Waveforms (Limit Cycle Characteristic)

(3) ICE outline

The In-Circuit Emulator (ICE) provides an operating environment where the application program already checked by the simulation debugger is executed and then outputs audio signals. The ICE functions can be divided into two: One is the program evaluation by outputting audio signals only on the ICE. In this evaluation method, delay can be produced by the DRAM in the ICE system. The other is the final program evaluation by connecting a user application board to the ICE system. In this test method, the interfaces to the controlling microcomputer and other various peripheral ICs on the application board can be evaluated. Figure A-8 shows the ICE system configuration for the entire evaluation using a user application board.





Figure A-8. Final Evaluation System Configuration with an Application Board and ICE

ICE functions

- The ICE has debugging functions
 - The ICE consists of unique hardware functions specifically designed as the ICE for audio DSP.
- (a) ICE debugging functions
- (1) Execution command : Allows the program execution to continue until a break point is detected. It also enables the program execution in the step mode or in the trace mode.
 - (2) Break function : Enables the user to set a desired break point.
 - (3) The edit dump command is useful in displaying the conditions of a specified memory area after the break of program execution. The register edit command is used to convert the contents of a present specified register.
 - (4) The memory dump command is useful in displaying the contents of a specified memory area when the program execution breaks. On the other hand, the edit command is used to edit the contents of a specified memory area when the program execution breaks.
 - (5) Program modification and confirmation : Enables the user to modify part of the program and to check how it works.
 - (6) Other functions : Memory management facility and so on. For details, refer the sections following section 8-3.
- (b) Unique ICE hardware configuration
- (1) Audio data input/output : Digital Interface Receiver (DIR).
This function allows direct input of audio digital data. Digital Interface Transmitter (DIT). This function allows direct output of 3-channel digital audio data.
 - (2) DRAM : Delay DRAM for audio signal. $256k (64k \times 4 \text{ bits}) \times 2$. $1M (256k \times 4 \text{ bits}) \times 2$
 - (3) Evaluation function of serial input/output : Z80 microcomputer for evaluating serial input/output. This control unit makes an access to the D²SP instead of any controlling microcomputer to adjust the serial input/output operations.

LC83010N, 83010NE

Example Application System



UNVALUED PRODUCT

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.