

**DESCRIPTION**

This system is an NTSC system PinP system that accommodates subscreen composite input and main screen Y/C input. It is a semiconductor IC circuit having a built-in 96K bit field memory and an analog circuit, which permits a low-cost and compact system configuration.

**FEATURES**

- Built-in field memory 96K bit for PIP
- Built-in luminance signal vertical filter
- No. of subscreen displays: 1 (two sizes, 1/9 and 1/16, can be selected from.)
- No. of subscreen samples (1/9 - 1/16 sizes)  
No. of quantization bits: 6 for all Y, B-Y and R-Y  
No. of horizontal picture elements: 171(Y), 28.5 (B-Y, R-Y)  
No. of vertical lines: 69/52
- Subscreen frame display ON/OFF
- Built-in analog circuits such as sync chip clamp, VCXO, and analog switch
- Built-in 2 channels of 8 bit A/D converter (for main signal burst lock and PIP sub signal)
- Built-in two channels of 8 bit D/A converter (luminance and chroma signals)
- I<sup>2</sup>C bus control  
Controls: display ON/OFF, display size selection, setting of display position, frame ON/OFF, setting of frame level, selection of frame animation/field still image, setting of Y delay amount, color level, tint, black level, etc.

**APPLICATION**


TV

**RECOMMENDED OPERATING CONDITION**

Supply voltage range.....	3.1 to 3.5V
Operating frequency.....	14.32 MHz
Operating temperature.....	-10 to 75°C
Input voltage (CMOS interface) "H".....	V <sub>DD</sub> ×0.7 to V <sub>DD</sub> V
"L".....	0 to V <sub>DD</sub> ×0.3V
Output current (output buffer).....	±4mA (MAX)
Output load capacitance.....	20pF (MAX) *1
Circuit current.....	140mA


NOTICE: Connect a 0.1μF or larger capacitor between V<sub>DD</sub> and V<sub>SS</sub> pins.

\*1 : Include pin capacitance (7pF)

**PIN CONFIGURATION (TOP VIEW)**

Outline 52P4B

## PICTURE-IN-PICTURE SIGNAL PROCESSING

**BLOCK DIAGRAM**

## PICTURE-IN-PICTURE SIGNAL PROCESSING

**DESCRIPTION OF PIN**

Pin No.	Name	I/O	Function	Remarks
1	AVss3 (VCXO)	GND	Grounding (analog burst lock PLL section)	
2	VCXO out	O	Oscillation output signal	
3	VCXO in	I	Oscillation input signal	
4	FILTER	O	Filter	
5	BIAS	O	Bias	
6	AVdd3 (vcxo)	Vdd	Power supply (analog burst lock PLL section)	
7	AVdd2 (m)	Vdd	Power supply (analog main signal A/D section)	
8	Vin (m)	I	Main color input signal	
9	Vrt (m)	O	Main signal A/D reference voltage output +	
10	Vrb (m)	O	Main signal A/D reference voltage output -	
11	AVss2 (m)	GND	Grounding (analog main signal A/D section)	
12	AVdd1 (s)	Vdd	Power supply (analog sub-signal A/D section)	
13	Vin (s)	I	Sub-composite video input signal	
14	Vrt (s)	O	Sub-signal A/D reference voltage output +	
15	Vrb (s)	O	Sub-signal A/D reference voltage output -	
16	AVss1 (s)	GND	Grounding (analog sub-signal A/D section)	
17	RESET	I	Power-ON reset input signal.	Connected to the power supply with 100kΩ and grounded with 10μF
18	DVss1	GND	Grounding (digital section)	
19	DVdd1	Vdd	Power supply (digital section)	
20	BGP(s)/TEST0	(I/O)	Sub-screen burst gate pulse output	Open
21	SCK	I	Sub-screen 4fsc clock input	Grounding
22	CSYNC(s)/TEST1	I(O)	Sub-screen CSYNC input	Pulldown 15kΩ
23	ACK	O	I <sup>2</sup> C bus data/acknowledge output signal	
24	DATA	I	I <sup>2</sup> C bus data input signal	
25	CLK	I	I <sup>2</sup> C bus clock input signal	
26	DVss2	GND	Grounding (digital section)	
27	DVdd2	Vdd	Power supply (digital section)	
28	BGP(m)/TEST2	(I/O)	For testing	Open
29	fsc/TEST3	I(O)	For testing	Pulldown 15kΩ
30	MCK	I	For testing	Grounding
31	SWM/TEST4	I(O)	For testing	Open
32	HD/TEST5	I(O)	Horizontal sync input signal	
33	VD/CSYNC/TEST6	I(O)	Vertical sync input signal	
34	SWMG/TEST7	I(O)	Sub-screen display authorization input signal	Pullup 15kΩ
35	DVdd3 (ram)	Vdd	Power supply (digital RAM section)	
36	DVss3 (ram)	GND	Grounding (digital RAM section)	
37	Cout-sub	O	Sub-screen color signal D/A output signal	
38	ADJ-Csub	O	For adjustment of sub-screen color signal D/A	
39	Yout-sub	O	Sub-screen luminance signal D/A output signal	
40	ADJ-Ysub	O	For adjustment of sub-screen luminance signal D/A	
41	Y-PIPin	I	Sub-screen luminance signal re-input signal	
42	AVss4 (da)	GND	Grounding (analog D/A and SW sections)	
43	C-PIPin	I	Sub-screen color signal re-input signal	
44	AVdd4 (da)	Vdd	Power supply (analog D/A & SW sections)	
45	C-PIP	O	PIP color signal output signal	
46	TEST8	I	For testing	Pullup 15kΩ
47	Y-PIP	O	PIP luminance signal output signal	
48	TEST9	I	For testing	Grounding
49	Yin	I	Main luminance input signal	
50	TESTEN	I	For testing	Grounding
51	Cin	I	Main color input signal	
52	AVssf (ana)	Vss	Grounding (analog section)	


**ABSOLUTE MAXIMUM RATINGS (V<sub>SS</sub>=0V)**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
V <sub>DD3</sub>	Supply voltage (3.3V)	-0.3	4.6	V
V <sub>I</sub>	Input voltage	-0.3	V <sub>DD3</sub> +0.3	V
V <sub>O</sub>	Output voltage	-0.3	V <sub>DD3</sub> +0.3	V
I <sub>O</sub>	Output current (*1)	—	I <sub>OL</sub> =20 I <sub>OH</sub> =-26	mA
P <sub>d</sub>	Power dissipation	—	1400	mW
T <sub>opr</sub>	Operating temperature	-10	75	°C
T <sub>stg</sub>	Storage temperature	-50	125	°C

\*1: Output current per output terminal. But P<sub>d</sub> limits all current.

**DC ELECTRICAL CHARACTERISTICS (V<sub>SS</sub>=0V)**

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
V <sub>IL</sub>	Input voltage (CMOS interface)	L level	V <sub>DD</sub> =2.7V	0	—	0.81	V
V <sub>IH</sub>		H level	V <sub>DD</sub> =3.6V	2.52	—	3.6	V
V <sub>T-</sub>	Input voltage schmitt trigger (CMOS interface)	—	V <sub>DD</sub> =3.3V	0.5	—	1.65	V
V <sub>T+</sub>		+		1.4	—	2.4	V
V <sub>H</sub>		Hysteresis		0.3	—	1.2	V
V <sub>OL</sub>	Output voltage	L level	V <sub>DD</sub> =3.3V,  I <sub>O</sub>   < 1μA	—	—	0.05	V
V <sub>OH</sub>		H level		3.25	—	—	V
I <sub>OL</sub>	Output current	L level	V <sub>DD</sub> =3.0V, V <sub>O</sub> =0.4V	4	—	—	mA
I <sub>OH</sub>		H level	V <sub>DD</sub> =3.0V, V <sub>O</sub> =2.6V	—	—	-4	mA
I <sub>IIH</sub>	Input current	L level	V <sub>DD</sub> =3.6V, V <sub>I</sub> =0V	-1	—	1	μA
I <sub>IIL</sub>		H level	V <sub>DD</sub> =3.6V, V <sub>I</sub> =3.6V	-1	—	1	μA
I <sub>OZL</sub>	Output leakage current	L level	V <sub>DD</sub> =3.6V, V <sub>O</sub> =0V	-1	—	1	μA
I <sub>OZH</sub>		H level	V <sub>DD</sub> =3.6V, V <sub>O</sub> =3.6V	-1	—	1	μA
C <sub>I</sub>	Input pin capacitance		f=1MHz, V <sub>DD</sub> =0V	—	7	15	pF
C <sub>O</sub>	Output pin capacitance			—	7	15	pF
C <sub>IO</sub>	Bidirectional pin capacitance			—	7	15	pF
I <sub>DD</sub>	Operating current	3.3V supply		—	—	140	mA

**TYPICAL CHARACTERISTICS**

## PICTURE-IN-PICTURE SIGNAL PROCESSING

**SERIAL REGISTER INFORMATION** (device address=24h, sub-address=00h to 0Fh)

Registers requiring user selection/adjustment setting are enclosed in rectangles.

Indication method of reference setting column: Thick letters: Fixed setting value

Standard letters: An example as setting for evaluation

\*/\*: 1/9 - 1/16 sizes

Sub-address	Bit No.	Reference setting	Register name	Function
00h	0	1	color (0)	Color saturation adjustment; min. value [0], max. value[63], 1/step [3Fh setting]
	1	1	color (1)	
	2	1	color (2)	
	3	1	color (3)	
	4	1	color (4)	
	5	1	color (5)	
	6	<b>1</b>	color (6)	[1 setting]
	7	<b>0</b>	killer	Color killer; ON [0], OFF [1], [0 setting]
01h	0	0	tint (0)	Tint adjustment; setting by complements of 2 0fl to -50fl [00h to 1Fh] +50fl to 0fl [20h to 3Fh] [Normally 00h setting]
	1	0	tint (1)	
	2	0	tint (2)	
	3	0	tint (3)	
	4	0	tint (4)	
	5	0	tint (5)	
	6	<b>0</b>	afcoff	[0 setting]
	7	NB	decode	Initialization of sub-screen color demodulation; normally [0], initialized [1] Each time reset is cleared and sub-screen input source changed, operate in a sequence of 0 - 1 - 0.
02h	0	<b>0</b>	evenupra	Setting of interlace leading line; leading field first/second [1/0], [0 setting]
	1	<b>0</b>	bgcs	Forced writing of background level [1 significant, normally 0] [0 setting]
	2	0	extport (0)	I <sup>2</sup> C bus expansion port data (optional function); [Set to either of them]
	3	1	extport (1)	
	4	<b>0</b>	adclocksel (0)	Selection of adc clock delay; [00b setting]
	5	<b>0</b>	adclocksel (1)	
	6	<b>1</b>	mode (0)	Selection of IC operation mode; [01b setting] 16 bits [0]
	7	<b>0</b>	mode (1)	
03h	0	<b>1</b>	crtint (0)	Setting of sub-screen tint offset; [11b setting]
	1	<b>1</b>	crtint (1)	
	2	1/0	size-h	Horizontal size
	3	0	hpoff	Emphasis of high luminance signal area ON/OFF [0/1] [0 setting]
	4	NB 1 in case of 03h<7>(rvs)=1 or 03h<6>(rvhs)=1, 0 in other cases	bgpmsel	Selection of PIP-Y output clamping pulse; [0 setting when PIP is displayed]
	5		size	
	6	0	rvhs	Addition of sync, burst; OFF/ON [0/1] [Normally 0 setting when PIP is displayed]
	7	0	rvs	Sync operation; Main input is followed [0], self-propelled [1] [0 setting when PIP is displayed]
04h	0	<b>0</b>	ydl (0)	Setting of sub-screen Y delay amount (D/A output phase against color signal); [4 setting] Min. 280ns [0h], center 0ns [4h], max. +770ns [Fh]
	1	<b>0</b>	ydl (1)	
	2	<b>1</b>	ydl (2)	
	3	<b>0</b>	ydl (3)	
	4	<b>0</b>	test acc lvl	acc reference level setting authorization; [1 significant] [0 setting]
	5	1	wen	Display of field still screen/display of animation [0/1]
	6	1	grc	Display of sub-screen frame; NO/YES [0/1]
	7	NB	stnby=testreset	[0] setting (memory access not operated by [1])

## PICTURE-IN-PICTURE SIGNAL PROCESSING

## SERIAL REGISTER INFORMATION (cont.)

Sub-address	Bit No.	Reference setting	Register name	Function
05h	0	1/0	hp (0)	Sample start position Fine adjustment; 70ns/step  Sample start position Rough adjustment; Formula: {4-hp<1:0>+(3Fh-hx<5:0>)×4}×70ns-2.5us
	1	1/0	hp (1)	
	2	1/0	hx (0)	
	3	0/0	hx (1)	
	4	0/0	hx (2)	
	5	1/0	hx (3)	
	6	1/0	hx (4)	
	7	0/0	hx (5)	
06h	0	0	contrast (0)	Luminance signal sub-DAC control; 1V output at 40h, max. 1.8V output 1V output from sync chip to white peak at 40h Luminance signal level during image period is 100/130 (IRE ratio) × 1V [40h setting with evaluation board]
	1	0	contrast (1)	
	2	0	contrast (2)	
	3	0	contrast (3)	
	4	0	contrast (4)	
	5	0	contrast (5)	
	6	1	contrast (6)	
	7	NB	free-run	
07h	0	0	bgy (2)	Setting of frame and background luminance level; [8h setting in the case of black frame]
	1	0	bgy (3)	
	2	0	bgy (4)	
	3	1	bgy (5)	
	4	0	ext-sync-sel (0)	Selection of sub-screen sync input; [Normally 0 setting] Digital [0 or 1], external pin input [2], internal analog [3]
	5	0	ext-sync-sel (1)	
	6	0	lpf-sel (0)	
	7	1	lpf-sel (1)	
08h	0	0	bgby (0)	Setting of background b-y level; 8 gradations 0(min.)→4(center)→7(max.) (4 setting if colorless)
	1	0	bgby (1)	
	2	1	bgby (2)	
	3	0	bgry (0)	
	4	0	bgry (1)	Setting of background r-y level; 8 gradations 0(min.)→4(center)→7(max.) (4 setting if colorless)
	5	1	bgry (2)	
	6	0	mvc (0)	
	7	0	mvc (1)	
09h	0	1	bstby (0)	Setting of color signal output burst b-y level; 256 gradations 00h(min.)→80h(center)→FFh(max.)
	1	1	bstby (1)	
	2	1	bstby (2)	
	3	0	bstby (3)	
	4	1	bstby (4)	
	5	0	bstby (5)	
	6	1	bstby (6)	
	7	0	bstby (7)	
0Ah	0	0/0	vxa (0)	Setting of display start position (vertical); {vxa<7.0>+17 or 16 (1st field)}line [20h/28h(1/9 - 1/16 sizes) when displayed at the upper left]
	1	0/0	vxa (1)	
	2	0/0	vxa (2)	
	3	0/1	vxa (3)	
	4	0/0	vxa (4)	
	5	1/1	vxa (5)	
	6	0/0	vxa (6)	
	7	0/0	vxa (7)	

## PICTURE-IN-PICTURE SIGNAL PROCESSING

## SERIAL REGISTER INFORMATION (cont.)

Sub-address	Bit No.	Reference setting	Register name	Function
0Bh	0	0/1	vya (0)	Setting of display period (vertical); {vya<7:0>} line [44h/33h (1/9-1/16 sizes)]
	1	0/1	vya (1)	
	2	1/0	vya (2)	
	3	0/0	vya (3)	
	4	0/1	vya (4)	
	5	0/1	vya (5)	
	6	1/0	vya (6)	
	7	0/0	vya (7)	
0Ch	0	0/0	hxa (0)	Setting of display start position (horizontal); {hxa0<7:0>} × 4 × 70ns + 12.8μs [08h-10h (1/9-1/6 sizes) when displayed at the upper left]
	1	0/0	hxa (1)	
	2	0/0	hxa (2)	
	3	1/0	hxa (3)	
	4	0/1	hxa (4)	
	5	0/0	hxa (5)	
	6	0/0	hxa (6)	
	7	0/0	hxa (7)	
0Dh	0	0/1	hya (0)	Setting of display period (horizontal); {(hya0<5:0>-1) × 4 × 70μs} [38h/29h (1/9 - 1/16 sizes)]
	1	0/0	hya (1)	
	2	0/0	hya (2)	
	3	1/1	hya (3)	
	4	1/0	hya (4)	
	5	1/1	hya (5)	
	6	1	ext-bhsel (0)	
	7	1	ext-bhsel (1)	
0Eh	0	<b>0</b>	adj (0)	Adjustment of sub-screen display-starting horizontal position; [4h setting] 70ns/step Min. 280ns [0h], center 0ns [4h], +770ns [Fh]
	1	<b>0</b>	adj (1)	
	2	<b>1</b>	adj (2)	
	3	<b>0</b>	adj (3)	
	4	1	hadj (0)	Adjustment of supplementary BGP position; [Normally Fh setting] Parameter to adjust PIP Y output signal clamping position to main Y input signal pedestal (when 03h<4>(bgpmsel) = 1) 5.6us[0h], 6.6us [Fh] (pulse width: 2.6us) from the front end of horizontal sync
	5	1	hadj (1)	
	6	1	hadj (2)	
	7	1	hadj (3)	
0Fh	0	1	disp	Display control; PIP display OFF/ON [0/1] (ineffective at background)
	1	<b>0</b>	bgc	Background display control; OFF/ON [0/1]
	2	<b>0</b>	dofc	Authorization of addition of sync when missing main source is detected; OFF/ON [0/1]
	3	1	y-offset (0)	Setting of luminance signal output DC offset; Set pedestal level within a range of 32 digits/256 digits (complements of 2, "-16fl" to "+15fl" or "0", provides image data bottom values. It serves fine adjustment of brightness.)
	4	1	y-offset (1)	
	5	1	y-offset (2)	
	6	1	y-offset (3)	
	7	0	y-offset (4)	

**PICTURE-IN-PICTURE SIGNAL PROCESSING****SERIAL REGISTER INFORMATION** (device address=24h, subaddress=10h to 1Bh)

(Device address=25h [output], subaddress=1Ch to 1Fh)

Indication method of reading column: 0 or 1.... Register with readings

\*.... Register unused

Sub-address	Bit No.	Reference setting	Register name	Function
10h	0	0	bg-start (0)	Setting of burst gate pulse phase for internal burst lock; Min.value [0], max.value [63], 70ns/step [0Eh setting] (4.8us, pulse width 3us from the front end of horizontal sync)
	1	1	bg-start (1)	
	2	1	bg-start (2)	
	3	1	bg-start (3)	
	4	0	bg-start (4)	
	5	0	bg-start (5)	
	6	1	swap	chg, dis output transfer control; default/reversal [0/1], [1 setting]
	7	0	set-pd-out	For testing [0 setting]
11h	0	0	no-bst-level (0)	For testing [0 setting]
	1	0	no-bst-level (1)	
	2	0	bw-level (0)	For testing [0 setting]
	3	0	bw-level (1)	
	4	0	ext-mh-sel (0)	Selection of main horizontal sync signal input; [normally 0 setting] HD pin[0 or 1], VD-CSYNC pin[2], internal analog [3]
	5	0	ext-mh-sel (1)	
	6	0	ext-mv-sel	
	7	1	pin28osel	Selection of 28 pin output; BGPM [0], RDOF [1] [Normally 1 setting]
12h	0	0	color-set (0)	Adjustment of color saturation (main burst tracking in); Min. value x 0[0], max. value x 2 [127], [1]/step Output analog voltage value depends upon input burst signal level [Normally 40h setting]
	1	0	color-set (1)	
	2	0	color-set (2)	
	3	0	color-set (3)	
	4	0	color-set (4)	
	5	0	color-set (5)	
	6	1	color-set (6)	
	7	NB	test-pip-c-dac-ctrl	Main burst level tracking function control; ON [0], OFF [1] [0 setting at PIP] When there is no main input burst signal at background display, set 1 to clear the main burst tracking function.
13h	0	1	bgpx (0)	Adjustment of burst gate pulse output phase for sub-screen; [Normal setting value 1Dh]
	1	0	bgpx (1)	
	2	1	bgpx (2)	
	3	1	bgpx (3)	
	4	1	bgpx (4)	
	5	0	bgpx (5)	
	6	0	test-sel180d	For testing [Normally 0 setting]
	7	0	ti-sel180d	For testing [Normally 0 setting]
14h	0	1	color2 (0)	Adjustment of color saturation; min.value [0], max.value [63], 1/step [Normally 3Fh setting]
	1	1	color2 (1)	
	2	1	color2 (2)	
	3	1	color2 (3)	
	4	1	color2 (4)	
	5	1	color2 (5)	
	6	1	dft-wtg	15h<5:0>, 16h<7:0> register default gate [Normally 1 setting]
	7	0	teg-vbrin	For testing [0 setting]

## PICTURE-IN-PICTURE SIGNAL PROCESSING

## SERIAL REGISTER INFORMATION (cont.)


Sub-address	Bit No.	Reference setting	Register name	Function
15h	0	1/1	vxs (0)	Setting of sub-screen sample start position (vertical): No setting is necessary when 14h<6> is set to "0". Adjustment setting value is effective when 14h<6> is set to "1". [29h/2Bh (1/9 - 1/16 sizes)]
	1	0/1	vxs (1)	
	2	0/0	vxs (2)	
	3	1/1	vxs (3)	
	4	0/0	vxs (4)	
	5	1/1	vxs (5)	
	6	<b>0</b>	whms	For testing [0 setting]
	7	<b>0</b>	test-whv	For testing [0 setting]
16h	0	<b>0</b>	clr-mod (0)	For testing [00h setting]
	1	<b>0</b>	clr-mod (1)	
	2	<b>0</b>	clr-mod (2)	
	3	<b>0</b>	clr-mod (3)	
	4	<b>0</b>	clr-mod (4)	
	5	<b>0</b>	clr-mod (5)	
	6	<b>0</b>	clr-mod (6)	
	7	<b>0</b>	clr-mod (7)	
17h	0	1	acc-level (0)	acc reference level: no setting is necessary when 04h<4>=0 [15h setting]
	1	<b>0</b>	acc-level (1)	
	2	1	acc-level (2)	
	3	<b>0</b>	acc-level (3)	
	4	1	acc-level (4)	
	5	<b>0</b>	acc-level (5)	
	6	<b>0</b>	test-clamp	For testing; [0 setting]
	7	<b>0</b>	autosel	For testing; [0 setting]
18h	0	<b>0</b>	doutsel (0)	For testing; [00b setting]
	1	<b>0</b>	doutsel (1)	
	2	<b>0</b>	clocksis (0)	Test clock selection; [00b setting]
	3	<b>0</b>	clocksis (1)	
	4	<b>0</b>	cdaoutsel	For testing; [0 setting]
	5	<b>0</b>	testyt	For testing; [0 setting]
	6	<b>0</b>	os	For testing; [0 setting]
	7	<b>0</b>	test-disp	For testing; [0 setting]
19h	0	1	dstry (0)	Setting of color signal output burst r-y level; 256 gradations 00h (min.)→80h (center)→FFh (max.)
	1	1	dstry (1)	
	2	1	dstry (2)	
	3	1	dstry (3)	
	4	1	dstry (4)	
	5	1	dstry (5)	
	6	1	dstry (6)	
	7	0	dstry (7)	
1Ah	0	1	sync (0)	Selection of main internal sync separation threshold level; [11b setting]
	1	1	sync (1)	
	2	<b>0</b>	bpfsel (0)	Selection of BPF function before encoding; [00b setting]
	3	<b>0</b>	bpfsel (1)	
	4	1	ht (0)	Display information output timing cycle-adjusting parameter; Adjustment of horizontal display effective data-starting cycle inside ICs [7h setting]
	5	1	ht (1)	
	6	1	ht (2)	
	7	<b>0</b>	ht (3)	

**SERIAL REGISTER INFORMATION (cont.)**

Sub-address	Bit No.	Reference setting	Register name	Function
1Bh	0	1	dft-bl	Register 10h<7:0>, 11h<3:0>default gate; [1 setting]
	1	1	dft-misc	Register 11h<7:4>default gate; [1 setting]
	2	1	dft-sg	Register 13h<7:0>, 14h<6>, 17h<7:6>default gate; [1 setting]
	3	1	dft-syncbst	Register 19h<7:0>default gate; [1 setting]
	4	1	dft-clevel	Register 12h<7:0>default gate; [1 setting]
	5	0	pin29osel	Signal selection at 29 pin output mode; fsc/4fsc [0/1] [0 setting] Operated when adjusting oscillation frequency
	6	0	pin29oe	29 pin output mode authorization input/output [0/1] [Normally 0 setting] Operated when adjusting oscillation frequency
	7	1	dft-clr	Register 16h<7:0>default gate; [1 setting]
1Ch read	0	*	imag (0)	For testing
	1	*	imag (1)	
	2	*	imag (2)	
	3	*	imag (3)	
	4	*	iphase (0)	For testing
	5	*	iphase (1)	
	6	*	iphase (2)	
	7	*	iphase (3)	
1Dh read	0	*	iphase (4)	For testing
	1	*	iphase (5)	
	2	*	iphase (6)	
	3	*	iphase (7)	
	4	*	iphase (8)	For testing
	5	*	for test	
	6	*	for test	
	7	0 or 1	rdof	Simplified verification of main input loss; input unavailable/available [1/0]
1Eh read	0	0 or 1	clamp-offset (0)	Clamping level information; for verification of internal operation information Values are shown that are in proportion and corresponding to the depth of sub-input information sync.
	1	0 or 1	clamp-offset (1)	
	2	0 or 1	clamp-offset (2)	
	3	0 or 1	clamp-offset (3)	
	4	0 or 1	clamp-offset (4)	
	5	0 or 1	clamp-offset (5)	
	6	*	for test	For testing
	7	0 or 1	wdof	Simplified verification of sub-input loss; input unavailable/available [1/0]
1Fh read	0	0 or 1	c-dac-ctrl (0)	Level tracking information; for verification of internal operation information Values are shown that are in proportion and corresponding to main input burst amplitude
	1	0 or 1	c-dac-ctrl (1)	
	2	0 or 1	c-dac-ctrl (2)	
	3	0 or 1	c-dac-ctrl (3)	
	4	0 or 1	c-dac-ctrl (4)	
	5	0 or 1	c-dac-ctrl (5)	
	6	0 or 1	c-dac-ctrl (6)	
	7	*	bw	Unlock information; for verification of internal operation information

## PICTURE-IN-PICTURE SIGNAL PROCESSING

## APPLICATION EXAMPLE




Separate Y/C signals by using LC-tank circuit or LPF,BPF for Y/C signals level adjust.  
And then mix both signals for sub-picture input video signal.

(The above external circuit processing aims at controlling white compression of  
sub-screen input luminance signal and strengthening the color playback function of  
sub-screen input signal in the case of weak electric field.)

Units Resistance : Ω  
Capacitance : F

**PICTURE-IN-PICTURE SIGNAL PROCESSING****PIP TV SYSTEM BLOCK DIAGRAM**

(BASIC)

**(Driving Method and Operating Specification for Serial Interface Data)****(1) Completion and start of serial transfer**

If DATA (serial signal data) is changed from 'L' to 'H' when CLK (serial clock signal) is 'H', serial transfer is completed to generate a bus-free status.  
If DATA is changed from 'H' to 'L' when CLK is 'H', serial transfer is started to stand by for subsequent input of CLK and DATA.

**(2) Serial data transfer**

Data, which is transferred in the unit of 1 byte, is sent sequentially from the MSB-side bit through DATA. Clock waveform necessary for the transfer of 1 byte represents 9 times, of which address/data are transferred with the initial 8 times, and acknowledge detection performed with the remaining one time. (When reading, 'H' is output to ACK at the agreement of address in the case of address transfer, and at the completion of the 8 bit portion in the case of setting data transfer. When writing, 'H' is output to ACK at the agreement of address in the case of address transfer, and 'L' is output to ACK to detect acknowledge input from master after 8 bit data is output.) DATA needs to be changed when CLK is 'L' if address/data is to be transferred. (Allowing DATA to be changed when CLK is 'H' or simultaneously with the change of CLK, will cause maloperation since no identification is possible of the completion and start of serial transfer.)


There are no restrictions on the number of bytes of data transferred after the start of serial transfer.

**(3) Data transfer byte format (data transfer sequence)**


1. Data transfer byte format in setting data to M65617SP will be described:  
Generate a serial transfer start status before sending slave address 24h (00100100b), and then send internal register address (1 byte) followed by setting data (in the unit of 1 byte). For setting data, a single transfer allows more than 1 byte to be transferred. In this case, setting data is read into the register that has been address-incremented one by one from the internal register address sent first. (However, address 00h will be returned to, following address 7Fh.)
2. Data transfer byte format in writing data from M65617SP will be described:  
Prior to writing data, it is necessary to set the internal address of M65617SP by reading and transferring data. Read and transfer data before performing the completion → start of serial transfer. Send slave address 25h (00100101b) in succession, and the reversed information of writing data is output to ACK thereafter. More than 1 byte of writing data can also be transferred. In this case as well, setting data is read into the register that has been address-incremented one by one from the internal register address sent first. (However, address 00h will be returned to, following address 7FNn.)

**(The examples of serial byte transmission format)**


(1) Reading setting data AAh into internal address 00h of M65617SP:



(2) Reading setting data FFh, 80h and EEh, individually, into internal address 04h to 06h of M65617SP:




(3) Writing data on internal address 00h of M65617SP [Standard reading sequence version: 46 pin "L"]:




**PICTURE-IN-PICTURE SIGNAL PROCESSING**


(4) Writing data on internal address 04h to 06h of M65617SP [Standard reading sequence version: 46 pin " H "]:



(5) Writing data on internal address 00h of M65617SP [Expanded reading sequence version: 46 pin " H "]:



(6) Writing data on the internal address 04h to 06h of M65617SP [Expanded reading sequence version: 46 pin " H "]:



## PICTURE-IN-PICTURE SIGNAL PROCESSING

## TIMING DIAGRAM

