## LINEAR IC

# R-2R TYPE 8-BIT D/A CONVERTER WITH OPERATIONAL AMPLIFIER OUTPUT BUFFERS 

## MB88347

## DESCRIPTION

The Fujitsu MB88347 is an R-2R type 8-bit resolution digital-to-analog converter (DAC), designed for interface with a wide range of general 4-bit and 8-bit microcontrollers including Fujitsu's MB88200 family, MB8850 family, and MB88500 family 4-bit single-chip microcontrollers.
The MB88347 has an 8 -bit $\times 8$-channel D/A converter with operational amplifier output buffers. Digital data are input serially by individual channel units. The loaded digital data are converted into analog DC voltages by the $\mathrm{D} / \mathrm{A}$ converter in 100 us settling time. Also, the MB88347 has operational amplifier output buffers. These operational amplifier output buffers are connected to each channel of the D/A converter, and provide high current drive capability. The MB88347 is suitable for electronic volumes and replacement for potentiometers for adjustment, in addition to normal D/A converter applications.

## ■ FEATURES

- Conversion method : R-2R resistor ladder
- 8 -bit $\times 8$-channel D/A converter with operational amplifier output buffers
- Max. 2.5 MHz Serial data input
- Serial data output for cascade connection
- Max. $100 \mu \mathrm{~s}$ DAC output settling time
- Max. +1.0/-1.0 mA analog output sink/source current
- Two separate power supply/ground lines for MCU interface block/operational amplifier output buffer block and D/A converter block
(Continued)
PACKAGE

| MB88347-P | MB88347-PF | MB88347-PFV |
| :---: | :---: | :---: |
|  |  |  |
| PLASTIC DIP (DIP-16P-M04) | PLASTIC SOP <br> (FPT-16P-M06) | PLASTIC SSOP <br> (FPT-16P-M05) |

[^0]
## MB88347

## (Continued)

- Pin compatible with MB88342
- Single +5 V power supply
- Wide operating temperature range: $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Silicon-gate CMOS process
- Three package options :

16-pin plastic DIP (Suffix : -P), 16-pin plastic SOP (Suffix : -PF), 16-pin plastic SSOP(Suffix : -PFV)

## PIN ASSIGNMENT



Figure 1 Logic Symbol


## BLOCK DIAGRAM



## PIN DESCRIPTION

PIN ASSIGNMENT and Table 1 show the pin assignment and pin description of the MB88347.
Table 1 Pin Description

| Symbol | Pin No. | Type | Name \& Function |
| :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |
| V cc | 9 | - | +5 V DC power supply pin for the digital block (MCU interface) and operational amplifier output buffers. |
| GND | 16 | - | Ground pin for the digital block (MCU interface) and operational amplifier output buffers. |
| V ${ }_{\text {D }}$ | 8 | - | DC power supply pin for the analog block (D/A converter) except operational amplifier output buffers. |
| Vss | 1 | - | Ground pin for the analog block (D/A converter) except operational amplifier output buffers. |
| Control Input |  |  |  |
| CLK | 13 | 1 | Shift clock input to the internal 12-bit shift register: At the rising edge of CLK data on the DI pin is shifted into the LSB of the shift register and contents of the shift register are shifted right (to the MSB). |
| LD | 12 | 1 | Load strobe input for a 12-bit address/data : A high level on the LD pin latches a 4-bit address (upper 4 bits: D11 to D8) of the internal 12-bit shift register into the internal address decoder, and writes 8-bit data (lower 8 bits: D 7 to D 0 ) of the shift register into an internal data latch selected by the latched address. |
| Data Input/Output |  |  |  |
| DI | 14 | 1 | Serial address/data input to the internal 12-bit shift register: The address/data format is that upper 4 bits (D11 to D8) indicate an address and lower 8 bits (D7 to D0) indicate data. The D11 (MSB) is the first-in bit and DO (LSB) is the last-in bit. |
| DO | 11 | 0 | Serial address/data output from the internal 12-bit shift register: This is an output pin of the MSB bit data of the 12 -bit shift register. This pin allows a cascade connection of the device. |
| DAC Output |  |  |  |
| AO1 AO2 AO3 AO4 AO5 AO6 AO7 AO8 | $\begin{gathered} 15 \\ 2 \\ 3 \\ 4 \\ 4 \\ 5 \\ 6 \\ 7 \\ 70 \end{gathered}$ | 0 | 8 -bit resolution D/A converter outputs : 8 channels (AO1 to AO8) <br> Each output channel has an operational amplifier output buffer for analog output data. |

## FUNCTIONAL DESCRIPTION

## OVERVIEW

The MB88347 is a R-2R resistor ladder type, 8-bit resolution digital-to-analog converter (DAC) device. The MB88347 has 8 channels of D/A converters with operational amplifier output buffers. 8-bit digital data are loaded into internal data latches by individual DAC channel units. The loaded digital data are converted into analog DC voltages through the internal D/A converter in max. $100 \mu$ s settling time. And the analog DC voltages source/sink the output current through the operational amplifier output buffers. For cascade connection, a serial data output is provided.

## DEVICE CONFIGURATION

As illustrated in BLOCK DIAGRAM, the MB88347 device is composed by the digital block (MCU interface) and analog block (D/A converter with operational amplifier output buffers). The digital block consists of a 12-bit shift register, a 4-bit address decoder, and 8-channels of 8-bit data latches. The analog block includes 8-channels of 8bit D/A converters with operational amplifier output buffers connecting to the data latches. For electrically stable operation the power supply and ground lines are separate between the digital block (MCU interface) and operational amplifier output buffers, and analog block except operational amplifier output buffers.

## DEVICE OPERATION

Figure 2 shows the input/output timing. A 12-bit address/data is serially input into the shift register through the DI pin synchronously with the rising edge of CLK. The format of the shift register is shown in Figure 3. The lower 8 bits (D7 to D0) are data bits to be converted, and the upper 4 bits are address bits (D11 to D8) to select a data latch to be written. A high level on the LD pin loads the address decoder with the 4 -bit address to select a data latch, and writes the 8-bit data into a selected data latch. Figure 4 shows the data latch address map, and Table 2, address decoding. 8-bit data written into individual data latches are converted into analog DC voltages, dividing the supply voltage |VDD-Vss| through R-2R resistor ladders of D/A converters. The operational amplifier output buffers at individual D/A converter outputs can source up to 1.0 mA of the output current. Figure 5 shows a configuration of the R-2R resistor ladder D/A converter with operational amplifier, and Table 3 analog DC voltages corresponding to each digital data.


Figure 3 Shift Register Format


Figure 4 Data Latch Address Map


Figure 5 Configuration of R-2R Resistor Ladder D/A Converter with Operational Amplifier Output Biffer


* : Powered/grounded by the $\mathrm{V}_{\mathrm{cc}}$ and GND pins.

Table 2 Address Decoding

| Address |  |  |  | Data Latch Selected |
| :---: | :---: | :---: | :---: | :---: |
| D8 | D9 | D10 | D11 | MB88347 |
| 0 | 0 | 0 | 0 | Deselected |
| 0 | 0 | 0 | 1 | Data Latch \#1 |
| 0 | 0 | 1 | 0 | Data Latch \#2 |
| 0 | 0 | 1 | 1 | Data Latch \#3 |
| 0 | 1 | 0 | 0 | Data Latch \#4 |
| 0 | 1 | 0 | 1 | Data Latch \#5 |
| 0 | 1 | 1 | 0 | Data Latch \#6 |
| 0 | 1 | 1 | 1 | Data Latch \#7 |
| 1 | 0 | 0 | 0 | Data Latch \#8 |
| 1 | 0 | 0 | 1 | Deselected |
| 1 | 0 | 1 | 0 | Deselected |
| 1 | 0 | 1 | 1 | Deselected |
| 1 | 1 | 0 | 0 | Deselected |
| 1 | 1 | 0 | 1 | Deselected |
| 1 | 1 | 1 | 0 | Deselected |
| 1 | 1 | 1 | 1 | Deselected |

Table 3 Data Conversion

| Data |  |  |  |  |  |  |  | DAC Output Level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | AOx |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\approx V_{s s}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\approx\left(V_{D D}-V_{s s}\right) \times 1 / 255+V_{s s}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\approx\left(V_{D D}-V_{s s}\right) \times 2 / 255+V_{s s}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\approx\left(V_{D D}-V_{s s}\right) \times 3 / 255+V_{s s}$ |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\approx\left(V_{D D}-V_{S s}\right) \times 254 / 255+V_{s s}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\approx V_{D D}$ |

Figure 6 Cascade Connection Example

*: MB88347 can be used mixed with MB88342.

## MB88347

## APPLICATION DESCRIPTION

The MB88347 is suitable for electronic volumes and replacement for adjustment potentiometers, in addition to normal D/A converter applications. Figure 7 illustrates an application example for a gain control.

Figure 7 Application Example - Gain Control


## ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Parameter | Symbol | Rating |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Voltage | Vcc | -0.3 | - | +7.0 | V | $\begin{aligned} & \mathrm{Ta}=+25^{\circ} \mathrm{C} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{VDD} \leq \mathrm{VCc}, \end{aligned}$ |
|  | VDD | -0.3 | - | +7.0 | V |  |
| Input Voltage | VIn | -0.3 | - | V cc +0.3 | V | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{GND}=0 \mathrm{~V} \end{aligned}$ <br> Should not exceed $\mathrm{Vcc}+0.3 \mathrm{~V}$ |
| Output Voltage | Vout | -0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
| Power Dissipation | PD | - | - | 250 | mW |  |
| Operating Ambient Temperature | Ta | -20 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | Tsta | -55 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |

NOTE: Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Rating |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Voltage (for MCU Interface) Op.-Amp. Block) | Vcc | 4.5 | 5.0 | 5.5 | V | $\begin{aligned} & V_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}} \geq 2.0 \\ & \mathrm{~V} \end{aligned}$ |
|  | GND | - | 0 | - | V |  |
| Supply Voltage (for Analog Block*) | V ${ }_{\text {D }}$ | 2.0 | - | Vcc | V |  |
|  | Vss | GND | - | Vcc-2.0 | V |  |
| Analog Output Source Current | IAL | - | - | +1.0 | mA |  |
| Analog Output Sink Current | ІАн | - | - | +1.0 | mA |  |
| Analog Output Load Capacitance for oscillation limit | Cos | - | - | 1.0 | $\mu \mathrm{F}$ |  |
| Operating Ambient Temperature | Ta | -20 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |

[^1]
## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

## Digital Block (MCU) Interface

| Parameter | Symbol | Value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Voltage (Vcc) | Vcc | 4.5 | 5.0 | 5.5 | V |  |
| Supply Current (Vcc) * | Icc | - | 0.8 | 1.8 | mA | CLK $=1 \mathrm{MHz}$, No load |
| Input Leakage Current (CLK, DI, and LD) | ІІк | -10 | - | +10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0$ to $\mathrm{V}_{\mathrm{cc}}$ |
| Input Low Voltage (CLK, DI, and LD) | VIL | - | - | 0.2 - Vcc | V |  |
| Input High Voltage (CLK, DI, and LD) | $\mathrm{V}_{1}$ | 0.5 - Vcc | - | - | V |  |
| Output Low Voltage (DO) | VoL | - | - | 0.4 | V | $\mathrm{loL}=+2.5 \mathrm{~mA}$ |
| Output High Voltage (DO) | Vон | V cc -0.4 | - | - | V | Іон $=-400 \mu \mathrm{~A}$ |

*: Including the supply current to the operational amplifier block

## Analog Block (D/A Converters with Operational Amplifier Output Buffers)

| Parameter | Symbol | Value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Current (VDD) ** | IDD | - | 1.0 | 1.5 | mA | Unloaded |
| Supply Voltage (Vod) | VDD | 2.0 | - | Vcc | V | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {Ss }} \geq 2.0 \mathrm{~V}$ |
|  | Vss | GND | - | Vcc-2.0 | V |  |
| Resolution (AOx) | Res | - | 8 | - | bits | Monotonicity |
| Nonlinearity Error (AOx) | LE | -1.5 | - | +1.5 | LSB | Unloaded, $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}-$ 0.1 V , Vss $\geq 0.1 \mathrm{~V}$ See note and Figure 8 below. |
| Differential Error (AOx) | DE | -1.0 | 0 | +1.0 | LSB | Unloaded, $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{Cc}}-$ 0.1 V , Vss $\geq 0.1 \mathrm{~V}$ See note below. |

** : Excluding the supply current to the operational amplifier block
NOTES:
Nonlinearity Error : The difference between the input-output curve for the straight line (ideal line) that connects the output voltage of the channel when \#00 is set, and the output voltage when \#FF is set.
Differential Error : The difference from the ideal increment value when the digital data is increased by 1 bit.

## Analog Block (D/A Converters with Operational Amplifier Output Buffers)

| Parameter | Symbol | Value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Min. Analog Output Voltage 1 (AOx) | $\mathrm{V}_{\text {AOLI }}$ | Vss | - | Vss +0.1 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAL}^{0}=0 \mu \mathrm{~A}, \text { Digital Data }=\# 00 \end{aligned}$ |
| Min. Analog Output Voltage 2 (AOx) | $V_{\text {aol2 }}$ | Vss - 0.2 | Vss | Vss +0.2 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAL}=+500 \mu \mathrm{~A}, \text { Digital Data }=\# 00 \end{aligned}$ |
| Min. Analog Output Voltage 3 (AOx) | $V_{\text {AOL3 }}$ | Vss | - | Vss +0.2 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAH}=+500 \mu \mathrm{~A}, \text { Digital Data }=\# 00 \end{aligned}$ |
| Min. Analog Output Voltage 4 (AOx) | $V_{\text {AOL4 }}$ | Vss - 0.3 | Vss | Vss +0.3 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAL}=+1.0 \mathrm{~mA}, \text { Digital Data }=\# 00 \end{aligned}$ |
| Min. Analog Output Voltage 5 (AOx) | $V_{\text {aols }}$ | Vss | - | Vss +0.3 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{AH}}=+1.0 \mathrm{~mA}, \text { Digital Data }=\# 00 \end{aligned}$ |
| Max. Analog Output Voltage 1 (AOx) | $V_{\text {AOH1 }}$ | Vdo - 0.1 | - | Vod | V | $\begin{aligned} & V_{D D}=V_{C C}, V_{S S}=G N D=0 V, \\ & I_{A L}=0 \mu \mathrm{~A}, \text { Digital Data }=\# F F \end{aligned}$ |
| Max. Analog Output Voltage 2 (AOx) | $V_{\text {AOH2 }}$ | $V_{D D}-0.2$ | - | Vod | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAL}=+500 \mu \mathrm{~A}, \text { Digital Data }=\# \mathrm{FF} \end{aligned}$ |
| Max. Analog Output Voltage 3 (AOx) | $\mathrm{V}_{\text {Аонз }}$ | $V_{\text {do }}-0.2$ | Vod | $V_{D D}+0.2$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAH}=+500 \mu \mathrm{~A}, \text { Digital Data }=\text { \#FF } \end{aligned}$ |
| Max. Analog Output Voltage 4 (AOx) | $V_{\text {AOH4 }}$ | VDD - 0.3 | - | Vod | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IAL}=+1.0 \mathrm{~mA}, \text { Digital Data }=\# \mathrm{FF} \end{aligned}$ |
| Max. Analog Output Voltage 5 (AOx) | $V_{\text {AOH5 }}$ | $V_{\text {do }}-0.3$ | Vod | $V_{D D}+0.3$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{AH}}=+1.0 \mathrm{~mA}, \text { Digital Data }=\# \mathrm{FF} \end{aligned}$ |

Figure 8 Definition of Nonlinearity Error


## MB88347

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Value |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Clock Low Time | tскL | 200 | - | ns |  |
| Clock High Time | tскн | 200 | - | ns |  |
| Clock Rise Time | tcr | - | 200 | ns |  |
| Clock Fall Time | tct | - | 200 | ns |  |
| Data Setup Time | toch | 30 | - | ns |  |
| Data Hold Time | tcho | 60 | - | ns |  |
| Load Strobe High Time | tıor | 100 | - | ns |  |
| Load Strobe Setup Time | tchl | 200 | - | ns |  |
| Load Strobe Hold Time | tıoc | 100 | - | ns |  |
| DAC Output Settling Time | tıod | - | 100 | us | ${ }^{*} \mathrm{R}_{\text {al }}=10 \mathrm{k} \Omega, \mathrm{CaL}^{2}=50 \mathrm{pF}$ |
| Data Output Delay Time | too | 70 | 350 | ns | ${ }^{* *} \mathrm{C}$ L $=20 \mathrm{pF}$ (Min.), 100 pF (Max.) |

Figure 9 AC Test Conditions

- DAC Output Settling Time

- Data Output Delay Time



## MB88347

Figure 10 Input/Output Timing


## MB88347

Figure 11 Analog Output Voltage Range

| R-2R Ladder Output | Operational Amplifier Output |
| :---: | :---: |
| (D/A Converter Output) | (Buffer Output) |



AOX Output Range
(Linear Range)


Notes: $V_{D D}=V_{c c}$
$V_{s s}=G N D$

## PACKAGE DIMENSIONS



## MB88347

MB88347-PF
16 pin, Plastic SOP
(FPT-16P-M06)


## MB88347-PFV

## 16 pin, Plastic SSOP (FPT-16P-M05)



## FUJITSU LIMITED

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    This device contains cirduitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^1]:    * : Except operational amplifier output buffer block

