

# Precision Low Drift 2.048 V/2.500 V SOT-23 Voltage References with Shutdown

# ADR390/ADR391

#### **FEATURES**

Initial Accuracy: ±6 mV Max Low TCV<sub>0</sub>: 25 ppm/°C Max Load Regulation: 60 ppm/mA Line Regulation: 25 ppm/V Wide Operating Range: 2.4 V-18 V for ADR390 2.8 V-18 V for ADR391

Low Power: 120 μA Max

Shutdown to Less than 3  $\mu A$  Max High Output Current: 5 mA Min

Wide Temperature Range: -40°C to +85°C

Tiny SOT-23-5 Package

### **APPLICATIONS**

Battery-Powered Instrumentation
Portable Medical Instruments
Data Acquisition Systems
Industrial and Process Control Systems
Hard Disk Drives
Automotive

#### **GENERAL DESCRIPTION**

The ADR390 and ADR391 are precision 2.048 V and 2.5 V bandgap voltage references featuring high accuracy and stability and low power consumption in a tiny footprint. Patented temperature drift curvature correction techniques minimize nonlinearity of the voltage change with temperature. The wide operating range and low power consumption with additional shutdown capability make them ideal for 3 V to 5 V battery-powered applications. The  $V_{\rm OUT}$  Sense Pin enables greater accuracy by supporting full Kelvin operation in systems using very fine or long circuit traces.

The ADR390 and ADR391 are micropower, Low Dropout Voltage (LDV) devices that provide a stable output voltage from supplies as low as 300 mV above the output voltage. They are specified over the industrial (-40°C to +85°C) temperature range. Each is available in the tiny 5-lead SOT-23 package.

The combination of  $V_{OUT}$  sense and shutdown functions also enables a number of unique applications combining precision reference/regulation with fault decision and over-current protection. Details are provided in the applications section.

### PIN CONFIGURATION 5-Lead SOT-23 (RT Suffix)




Table I.

Part Number	Nominal Output Voltage (V)
ADR390	2.048
ADR391	2.500

# **ADR390 SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS** (@ $V_{IN} = 5$ V, $T_A = 25$ °C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Initial Accuracy	Vo		2.042	2.048	2.054	V
Initial Accuracy Error	V <sub>OERR</sub>		0.29		0.29	%
Temperature Coefficient	TCV <sub>O</sub> /°C	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		5	25	ppm/°C
Minimum Supply Voltage Headroom	$V_{IN} - V_{O}$		300			mV
Line Regulation	$\Delta V_{\rm O}/\Delta V_{\rm IN}$	$V_{IN} = 2.5 \text{ V to } 15 \text{ V}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$V_{IN} = 3 V$				
		$I_{LOAD} = 0 \text{ mA to } 5 \text{ mA}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$			60	ppm/mA
Quiescent Current	$I_{IN}$	No Load		100	120	μA
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$			140	μ <b>A</b>
Voltage Noise	$e_N$	0.1 Hz to 10 Hz		5		μV p-p
Turn-On Settling Time	t <sub>R</sub>			20		μs
Long-Term Stability <sup>1</sup>	$\Delta V_{O}$	1,000 Hours		50		ppm
Output Voltage Hysteresis <sup>2</sup>	V <sub>OHYS</sub>			40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60 \text{ Hz}$		85		dB
Short Circuit to GND	I <sub>SC</sub>			30		mA
Shutdown Supply Current	$I_{SHDN}$				3	μA
Shutdown Logic Input Current	$I_{LOGIC}$				500	nA
Shutdown Logic Low	V <sub>INL</sub>				0.8	V
Shutdown Logic High	V <sub>INH</sub>		2.4			V

#### NOTES

Specifications subject to change without notice.

# **ELECTRICAL CHARACTERISTICS** (@ $V_{IN} = 15 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Initial Accuracy	Vo		2.042	2.048	2.054	V
Initial Accuracy Error	V <sub>OERR</sub>		0.29		0.29	%
Temperature Coefficient	TCV <sub>O</sub> /°C	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		5	25	ppm/°C
Minimum Supply Voltage Headroom	$V_{IN} - V_{O}$		300			mV
Line Regulation	$\Delta V_{O}/\Delta V_{IN}$	$V_{IN} = 2.5 \text{ V to } 15 \text{ V}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$V_{IN} = 3 V$				
		$I_{LOAD} = 0 \text{ mA to } 5 \text{ mA}$				
		$-40^{\circ}$ C < $T_{A}$ < $+85^{\circ}$ C			60	ppm/mA
Quiescent Current	$I_{\rm IN}$	No Load		100	120	μA
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		_	140	μA
Voltage Noise	$e_N$	0.1 Hz to 10 Hz		5		μV p-p
Turn-On Settling Time	t <sub>R</sub>			20		μs
Long-Term Stability <sup>1</sup>	$\Delta V_{O}$	1,000 Hours		50		ppm
Output Voltage Hysteresis <sup>2</sup>	V <sub>OHYS</sub>	6 60 77		40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60 \text{ Hz}$		85		dB
Short Circuit to GND	I <sub>SC</sub>			30		mA
Shutdown Supply Current	I <sub>SHDN</sub>				3	μA
Shutdown Logic Input Current	LOGIC				500	nA
Shutdown Logic Low	V <sub>INL</sub>				0.8	V
Shutdown Logic High	$V_{INH}$		$V_{IN}-1$			V

#### NOTES

-2-

Specifications subject to change without notice.

REV. 0

 $<sup>^{1}</sup>Long\text{-term stability, typical shift in value of output voltage at 25 °C on a sample of parts subjected to operation life test of 1000 hours at 125 °C. \\ \Delta V_{O} = V_{O} \text{ (}t_{0}\text{)} - V_{O} \text{ (}t_{0}\text{)} = V_{O} \text{ at 25 °C at time 0; } V_{O} \text{ (}t_{1000}\text{)} = V_{O} \text{ at 25 °C after 1000 hours at 125 °C; } \\ \Delta V_{O} = (V_{O} \text{ (}t_{0}\text{)} - V_{O} \text{ (}t_{1000}\text{)}) / V_{O} \text{ (}t_{0}\text{)} \times 10^{6} \text{ (in ppm)}.$ 

<sup>&</sup>lt;sup>2</sup>Output Voltage Hysteresis, is defined as the change in 25 °C output voltage before and after the device is cycled through temperature. +25 °C to −40 °C to +85 °C to +25 °C. This is a typical value from a sample of parts put through such a cycle. Refer to Figures 11 and 12.  $V_{OHYS} = V_O - V_{OTC}$ ;  $V_O = V_O$  at 25 °C at time 0;  $V_{OTC} = V_O$  at 25 °C after temperature cycle at +25 °C to −40 °C to +85 °C to +25 °C;  $V_{OHYS} = ((V_O - V_{OTC})/V_O) \times 106$  (in ppm).

 $<sup>^{1}</sup>$ Long-term stability, typical shift in value of output voltage at 25 °C on a sample of parts subjected to operation life test of 1000 hours at 125 °C.  $\Delta V_{O} = V_{O}$  ( $t_{0}$ )  $-V_{O}$  ( $t_{1000}$ );  $V_{O}$  ( $t_{0}$ )  $= V_{O}$  at 25 °C at time 0;  $V_{O}$  ( $t_{1000}$ )  $= V_{O}$  at 25 °C after 1000 hours at 125 °C;  $\Delta V_{O} = (V_{O} (t_{0}) - V_{O} (t_{1000}))/V_{O} (t_{0}) \times 10^{6}$  (in ppm).

 $<sup>^2</sup>$ Output Voltage Hysteresis, is defined as the change in 25 °C output voltage before and after the device is cycled through temperature. +25 °C to −40 °C to +85 °C to +25 °C. This is a typical value from a sample of parts put through such a cycle. Refer to Figures 11 and 12. V  $_{OHYS} = V_O - V_{OTC}$ ;  $V_O = V_O$  at 25 °C at time 0;  $V_{OTC} = V_O$  at 25 °C after temperature cycle at +25 °C to −40 °C to +85 °C to +25 °C;  $V_{OHYS} = ((V_O - V_{OTC})/V_O) \times 106$  (in ppm).

# **ADR391 SPECIFICATIONS**

# **ELECTRICAL CHARACTERISTICS** (@ $V_{IN} = 5$ V, $T_A = 25^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Initial Accuracy	Vo		2.494	2.5	2.506	V
Initial Accuracy Error	V <sub>OERR</sub>		0.24		0.24	%
Temperature Coefficient	TCV <sub>O</sub> /°C	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		5	25	ppm/°C
Minimum Supply Voltage Headroom	$V_{IN} - V_{O}$		300			mV
Line Regulation	$\Delta V_{\rm O}/\Delta V_{\rm IN}$	$V_{IN} = 2.8 \text{ V to } 15 \text{ V}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$V_{IN} = 3.5 \text{ V},$				
		$I_{LOAD} = 0 \text{ mA to 5 mA}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$			60	ppm/mA
Quiescent Current	$I_{IN}$	No Load		100	120	μΑ
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$			140	μΑ
Voltage Noise	$e_N$	0.1 Hz to 10 Hz		5		μV p-p
Turn-On Settling Time	$t_R$			20		μs
Long-Term Stability <sup>1</sup>	$\Delta V_{ m O}$	1,000 Hours		50		ppm
Output Voltage Hysteresis <sup>2</sup>	$V_{OHYS}$			75		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60 \text{ Hz}$		85		dB
Short Circuit to GND	$I_{SC}$			25		mA
Shutdown Supply Current	$I_{SHDN}$				3	μΑ
Shutdown Logic Input Current	$I_{LOGIC}$				500	nA
Shutdown Logic Low	$V_{INL}$				0.8	V
Shutdown Logic High	V <sub>INH</sub>		2.4			V

#### NOTES

Specifications subject to change without notice.

# **ELECTRICAL CHARACTERISTICS** (@ V<sub>IN</sub> = 15 V, T<sub>A</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Initial Accuracy	Vo		2.494	2.5	2.506	V
Initial Accuracy Error	V <sub>OERR</sub>		0.24		0.24	%
Temperature Coefficient	TCV <sub>O</sub> /°C	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		5	25	ppm/°C
Minimum Supply Voltage Headroom	$V_{IN} - V_{O}$		300			mV
Line Regulation	$\Delta V_{\rm O}/\Delta V_{\rm IN}$	$V_{IN} = 2.8 \text{ V to } 15 \text{ V}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$V_{IN} = 3.5 \text{ V},$				
		$I_{LOAD} = 0 \text{ mA to 5 mA}$				
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$			60	ppm/mA
Quiescent Current	$I_{IN}$	No Load		100	120	μA
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$			140	μA
Voltage Noise	$e_N$	0.1 Hz to 10 Hz		5		μV p-p
Turn-On Settling Time	t <sub>R</sub>			20		μs
Long-Term Stability <sup>1</sup>	$\Delta V_{\rm O}$	1,000 Hours		50		ppm
Output Voltage Hysteresis <sup>2</sup>	V <sub>OHYS</sub>			75		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60 \text{ Hz}$		85		dB
Short Circuit to GND	$I_{SC}$			30		mA
Shutdown Supply Current	$I_{SHDN}$				3	μΑ
Shutdown Logic Input Current	$I_{LOGIC}$				500	nA
Shutdown Logic Low	$V_{INL}$				0.8	V
Shutdown Logic High	$V_{INH}$		$V_{IN}-1$			V

#### NOTES

Specifications subject to change without notice.

REV. 0 -3-

 $<sup>^{1}</sup>Long\text{-term stability, typical shift in value of output voltage at 25 °C on a sample of parts subjected to operation life test of 1000 hours at 125 °C. <math>\Delta V_{O} = V_{O}$  ( $t_{0}$ )  $-V_{O}$  ( $t_{1000}$ );  $V_{O}$  ( $t_{0}$ )  $= V_{O}$  at 25 °C at time 0;  $V_{O}$  ( $t_{1000}$ )  $= V_{O}$  at 25 °C after 1000 hours at 125 °C;  $\Delta V_{O} = (V_{O} (t_{0}) - V_{O} (t_{1000}))/V_{O} (t_{0}) \times 10^{6}$  (in ppm).

<sup>&</sup>lt;sup>2</sup>Output Voltage Hysteresis, is defined as the change in 25 °C output voltage before and after the device is cycled through temperature. +25 °C to −40 °C to +85 °C to +25 °C. This is a typical value from a sample of parts put through such a cycle. Refer to Figures 11 and 12.  $V_{OHYS} = V_O - V_{OTC}$ ;  $V_O = V_O$  at 25 °C at time 0;  $V_{OTC} = V_O$  at 25 °C after temperature cycle at +25 °C to −40 °C to +85 °C to +25 °C;  $V_{OHYS} = ((V_O - V_{OTC})/V_O) \times 106$  (in ppm).

 $<sup>^{1}</sup>Long\text{-term stability, typical shift in value of output voltage at 25 °C on a sample of parts subjected to operation life test of 1000 hours at 125 °C. <math>\Delta V_{O} = V_{O}$  ( $t_{0}$ )  $-V_{O}$  ( $t_{1000}$ );  $V_{O}$  ( $t_{0}$ )  $= V_{O}$  at 25 °C at time 0;  $V_{O}$  ( $t_{1000}$ )  $= V_{O}$  at 25 °C after 1000 hours at 125 °C;  $\Delta V_{O} = (V_{O}$  ( $t_{0}$ )  $-V_{O}$  ( $t_{1000}$ )) $-V_{O}$  ( $t_{0}$ )  $\times$  10 6 (in ppm).

<sup>&</sup>lt;sup>2</sup>Output Voltage Hysteresis, is defined as the change in 25°C output voltage before and after the device is cycled through temperature.  $\pm 25$ °C to  $\pm 40$ °C to  $\pm 25$ °C. This is a typical value from a sample of parts put through such a cycle. Refer to Figures 11 and 12.  $\pm V_{OHYS} = V_O - V_{OTC}$ ;  $\pm V_O = V_O =$ 

### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage
Shutdown Logic Level
Or Supply Voltage, Whichever is Lower 18 V
Output Short-Circuit Duration to GND Observe Derating Curves
Storage Temperature Range
RT Package65°C to +150°C
Operating Temperature Range
ADR390/ADR39140°C to +85°C
Junction Temperature Range
RT Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)300°C

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Type	$\theta_{JA}^*$	$\theta_{ m JC}$	Unit
5-Lead SOT-23 (RT)	230	_	°C/W

<sup>\*</sup> $\theta_{JA}$  is specified for worst-case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for SOT packages.

### **ORDERING GUIDE**

Model	Temperature	Package	Package	Top	Output	Number of
	Range	Description	Option	Mark	Voltage	Parts
ADR390ART-REEL7	-40°C to +85°C	5-Lead SOT	RT-5	R0A	2.048	3,000
ADR390ART-REEL	-40°C to +85°C	5-Lead SOT	RT-5	R0A	2.048	10,000
ADR391ART–REEL7	-40°C to +85°C	5-Lead SOT	RT-5	R1A	2.500	3,000
ADR391ART–REEL	-40°C to +85°C	5-Lead SOT	RT-5	R1A	2.500	10,000

### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADR390/ADR391 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0

# **Typical Performance Characteristics—ADR390/ADR391**




Figure 1. ADR390 Output Voltage vs. Temperature

2.506

2.504

2.502


2.500

2.498

2.496

2.494 L -40

-15



35

60

Figure 2. ADR391 Output Voltage vs. Temperature

TEMPERATURE - °C




Figure 3. ADR390 Supply Current vs. Input Voltage




Figure 4. ADR391 Supply Current vs. Input Voltage




Figure 5. ADR390 Load Regulation vs. Temperature




Figure 6. ADR391 Load Regulation vs. Temperature

REV. 0 -5-




Figure 7. ADR390 Line Regulation vs. Temperature




Figure 8. ADR391 Line Regulation vs. Temperature




Figure 9. ADR390 Minimum Input-Output Voltage Differential vs. Load Current




Figure 10. ADR391 Minimum Input-Output Voltage Differential vs. Load Current




Figure 11. ADR390  $V_{OUT}$  Hysteresis Distribution




Figure 12. ADR391  $V_{OUT}$  Hysteresis Distribution

-6- REV. 0




Figure 13. Voltage Noise Density vs. Frequency




Figure 14. ADR390 Voltage Noise 10 Hz to 10 kHz




Figure 15. ADR391 Voltage Noise 10 Hz to 10 kHz




Figure 16. ADR391 Line Transient Response




Figure 17. ADR391 Line Transient Response




Figure 18. ADR391 Load Transient Response

REV. 0 -7-




Figure 19. ADR391 Load Transient Response




Figure 20. ADR391 Load Transient Response




Figure 21. ADR391 Turn-On Response Time at 15 V




Figure 22. ADR391 Turn-Off Response at 15 V




Figure 23. ADR391 Turn-On/Turn-Off Response at 5 V




Figure 24. ADR391 Turn-On/Turn-Off Response at 5 V

-8- REV. 0




Figure 25. ADR391 Turn-On/Turn-Off Response at 5 V




Figure 26. Ripple Rejection vs. Frequency




Figure 27. Output Impedance vs. Frequency

### THEORY OF OPERATION

Bandgap references are the high-performance solution for low supply voltage and low power voltage reference applications, and the ADR390/ADR391 is no exception. But the uniqueness of this product lies in its architecture. By observing Figure 28, the zero TC bandgap voltage is referenced to the output, not to ground. The bandgap cell consists of the pnp pair Q51 and Q52, running at unequal current densities. The difference in V<sub>BE</sub> results in a voltage with a positive TC which is amplified up by

the ratio of  $2 \times \frac{R58}{R54}$ . This PTAT voltage, combined with V<sub>BE</sub>'s of Q51 and Q52 produce the stable bandgap voltage.

Reduction in the bandgap curvature is performed by the ratio of the two resistors R44 and R59. Precision laser trimming and other patented circuit techniques are used to further enhance the drift performance.




Figure 28. Simplified Schematic

### **Device Power Dissipation Considerations**

The ADR390/ADR391 is capable of delivering load currents to 5 mA with an input voltage that ranges from 2.8 V (ADR391 only) to 15 V. When this device is used in applications with large input voltages, care should be taken to avoid exceeding the specified maximum power dissipation or junction temperature that could result in premature device failure. The following formula should be used to calculate a device's maximum junction temperature or dissipation:

$$P_D = \frac{T_J - T_A}{\theta_{IA}}$$

In this equation,  $T_J$  and  $T_A$  are, respectively, the junction and ambient temperatures,  $P_D$  is the device power dissipation, and  $\theta_{IA}$  is the device package thermal resistance.

### **Shutdown Mode Operation**

The ADR390/ADR391 includes a shutdown feature that is TTL/CMOS level compatible. A logic LOW or a zero volt condition on the  $\overline{SHDN}$  pin is required to turn the device off. During shutdown, the output of the reference becomes a high impedance state where its potential would then be determined by external circuitry. If the shutdown feature is not used, the  $\overline{SHDN}$  pin should be connected to  $V_{\rm IN}$  (Pin 2).

REV. 0 –9–

### **APPLICATIONS**

### Membrane Switch Controlled Power Supply

The ADR390/ADR391 can operate as a low dropout power supply in hand-held instrumentation. In the following circuit, a membrane ON/OFF switch is used to control the operation of the reference. During an initial power-on condition, the  $\overline{SHDN}$  pin is held to GND. Recall that this condition disables the output (read: three-state). When the membrane ON switch is pressed, the  $\overline{SHDN}$  pin assumes and remains at the same potential as  $V_{IN}$ , via the  $10~k\Omega$  resistor thus enabling the output. When the membrane OFF switch is pressed, the  $\overline{SHDN}$  pin is momentarily connected to GND which disables the ADR390/ADR391 output once again.




Figure 29. Membrane Switch Controlled Power Supply

### Stacking Reference ICs for Arbitrary Outputs

Some applications may require two reference voltage sources which are a combined sum of standard outputs. The following circuit shows how this "stacked output" reference can be implemented:




Figure 30. Stacking Voltage References with the ADR390/ADR391

Two reference ICs are used, fed from a common unregulated input,  $V_{\rm IN}$ . The outputs of the individual ICs are simply connected in series which provides two output voltages  $V_{\rm OUT1}$  and  $V_{\rm OUT2}$ .  $V_{\rm OUT1}$  is the terminal voltage of U1, while  $V_{\rm OUT2}$  is the sum of this voltage and the terminal voltage of U2. U1 and U2 are simply chosen for the two voltages that supply the required outputs (see Output Table). For example, if both U1 and U2 are ADR391's,  $V_{\rm OUT1}$  is 2.5 V and  $V_{\rm OUT2}$  is 5.0 V.

While this concept is simple, a precaution is in order. Since the lower reference circuit must sink a small bias current from U2, plus the base current from the series PNP output transistor in

U2, either the external load of U1 or R1 must provide a path for this current. If the U1 minimum load is not well defined, the resistor R1 should be used, set to a value that will conservatively pass 600  $\mu A$  of current with the applicable  $V_{OUT1}$  across it. Note that the two U1 and U2 reference circuits are locally treated as macrocells, each having its own bypasses at input and output for best stability. Both U1 and U2 in this circuit can source dc currents up to their full rating. The minimum input voltage,  $V_{S_s}$  is determined by the sum of the outputs,  $V_{OUT2}$ , plus the dropout voltage of U2.

A related variation on stacking two three-terminal references is shown in the following figure where U1, an ADR391, is stacked with a two-terminal reference diode such as the AD589. Similar to the all three-terminal stacked references mentioned earlier, the two individual terminal voltage outputs of D1 and U1 are 1.235 V and 2.5 V, respectively. Thus  $V_{\rm OUT2}$  is the sum of D1 and U1, or 3.735 V. When using two-terminal reference diodes such as D1, the rated minimum and maximum device currents must be observed, and the maximum load current from  $V_{\rm OUT1}$  can be no greater than the current set up by R1 and  $V_{\rm O(U1)}$ .




Figure 31. Stacking Voltage References with the ADR390/ ADR391

### A Negative Precision Reference without Precision Resistors In many current-output CMOS DAC applications where the

output signal voltage must be of the same polarity as the reference voltage, it is often required to reconfigure a current-switching DAC into a voltage-switching DAC through the use of a 1.25 V reference, an op amp, and a pair of resistors. Using a current-switching DAC directly requires the need for an additional operational amplifier at the output to reinvert the signal. A negative voltage reference is then desirable from the point that an additional operational amplifier is not required for either reinversion (current-switching mode) or amplification (voltage switching mode) of the DAC output voltage. In general, any positive voltage reference can be converted into a negative voltage reference through the use of an operational amplifier and a pair of matched resistors in an inverting configuration. The disadvantage to this approach is that the largest single source of error in the circuit is the relative matching of the resistors used.

The following circuit avoids the need for tightly matched resistors with the use of an active integrator circuit. In this circuit, the output of the voltage reference provides the input drive for the integrator. The integrator, to maintain circuit equilibrium, adjusts its output to establish the proper relationship between the reference's V<sub>OUT</sub> and GND. Thus, any negative output voltage desired can be chosen by simply substituting for the appropriate reference IC. The shutdown feature is maintained in the circuit with the simple addition of a PNP transistor and

-10- REV. 0

a 10 k $\Omega$  resistor. A precaution should be noted with this approach: although rail-to-rail output amplifiers work best in the application, these operational amplifiers require a finite amount (mV) of headroom when required to provide any load current. The choice for the circuit's negative supply should take this issue into account.




Figure 32. A Negative Precision Voltage Reference Uses No Precision Resistors

#### **Precision Current Source**

Many times in low-power applications, the need arises for a precision current source that can operate on low supply voltages. As shown in the following figure, the ADR390/ADR391 can be configured as a precision current source. The circuit configuration illustrated is a floating current source with a grounded load. The reference's output voltage is bootstrapped across  $R_{\rm SET}$ , which sets the output current into the load. With this configuration, circuit precision is maintained for load currents in the range from the reference's supply current, typically 90  $\mu$ A to approximately 5 mA.




Figure 33. A Precision Current Source

### **High-Power Performance with Current Limit**

In some cases, the user may want higher output current delivered to a load and still achieve better than 0.5% accuracy out of the ADR390/ADR391. The accuracy for a reference is normally specified on the data sheet with no load. However, the output voltage changes with load current.

The circuit below provides high current without compromising the accuracy of the ADR390/ADR391. The series pass transistor Q1 provides up to 1 A load current. The ADR390/ADR391 delivers only the base drive to Q1 through the force pin. The sense pin of the ADR390/ADR391 is a regulated output and is connected to the load.




Figure 34. ADR390/ADR391 for High-Power Performance with Current Limit

A similar circuit function can also be achieved with the Darlington transistor configuration, see Figure 35.




Figure 35. ADR390/ADR391 High Output Current with Darlington Drive Configuration

The transistor Q2 protects Q1 during short circuit limit faults by robbing its base drive. The maximum current is  $I_{LMAX} \approx 0.6 \text{ V/R}_S$ .

REV. 0 –11–

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 5-Lead SOT-23 (RT Suffix)

