

Analog Signal Processor Circuit (ASP) for CD Players

Overview

The LA9220M is an analog signal processing and servo control bipolar IC designed for use in compact disc players; a compact disc player can be configured by combining this IC, a CD-DSP such as the LC78681KE, and a small number of additional components.

Functions

I/V amplifier, RF amplifier (with AGC), SLC, APC, VCOC amplifier, VCO (supports double-speed playback), FE, TE (with VCA and auto-balance function), tracking servo amplifier (with offset cancellation function), spindle servo amplifier (with gain switching function), sled servo amplifier (with off function), focus detection (DRF, FZD), track detection (HFL, TES), defect detection, and shock detection.

Features

The following automatic adjustment functions are built in

- Focus offset auto cancel.
- Tracking offset auto cancel.
- EF balance auto adjustment.
- RF level AGC function.
- Tracking servo gain RF level following function.

Specifications


Maximum Ratings at Ta = 25°C, Pins 22, 45=GND

Parameter Symbo	Conditions	Ratings	Unit
Maximum supply voltage // Vsup ma	Pjń 56, 64	7	٧
Allowable power dissipation.	N	350	mW
Operating temperature Topr		-25 to +75	°C
Storage temperature Tstg		-40 to +125	°C

Package Dimensions

unit:mm

3159-QIP64E



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Operating Conditions at Pins 22, 45=GND

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	Vcc		+5	V
Operating supply voltage	V _{CC} op		3.6 to 5.5	V

	0			Ratings	NA.	
Parameter	Symbol	Conditions	min 🦽	typ	max	Unit
Current drain	Icco	V _{CC} 1 (Pin 64)+V _{CC} 2 (Pin 56)	25	40	55	mΑ
Reference voltage	Vref	VR //	2.3	2.5	2.7	# V
[Interface]			S. S. C.	1000	all de	\$1
CE-Vth	CEvth	CE	Š.	0.8	3//	V
CL-Vth	CLvth	CL //	Senani.	0.8	11	V
DAT-Vth	DATvth	DAT		8,0	2 de	V
Maximum CL frequency	CL max		500			kHz
[RF amplifier]						
RFSM no signal voltage	RFSMo		1.35	1.60	1.85	V
Minimum gain	RFSM _G min	FIN1, FIN2 : 1MΩ-input, PH1=4V freq=200kHz, RFSM	-14.0	-12.5	-11.0	dB
[Focus amplifier]			A ST			
FDO gain	FDG	FIN2 : 1MΩ-input, FDÓ	3.5	5.0	6.5	dB
FDO offset	FDost	Difference from reference veltage, servo on	2 –170	0	+170	mV
Off time offset	FDofost	Difference from reference voltage, servo off	-40	0	+40	mV
Offset adjustment step	FDstep	FDO		50		V
F search voltage H	FSmax	FDO		0.8		V
F search voltage L	FSmin	FDO		-0.8		V
[Tracking amplifier]				1		
TE gain MAX	TEGmax	f=10kHz, E 1MΩ-input PH1=4V	5.0	6.5	8.0	dB
TE gain MIN	TE _G min 🧳	f=10kHz, E: 1Mt2rinput, PH1=1V	-0.5	+1.8	+4.0	dB
TE-3dB	TEfc	E:1MΩ-input		60		kHz
TO gain	TOĞ	TH ⇒TÖ gain, THLD mode	4.0	6.0	8.0	dB
TGL offset	TGLøst	Servo on TGL=H, TO	-250	0	+250	mV
TGH offset	TGHost	TGL=L, difference from TGL offset, TO	-50	0	+50	mV
THLD offset	T HLDost	THLD mode, difference from TGL offset, TO	-50	0	+50	mV
Off 1 offset	OFF1øst	TOFR∍H	-50	0	+50	mV
Off 2 offset	0.0000000	TOFF2 off (IF)	-50	0	+50	mV
Offset adjustment step	TOstep	1 10 / /		60		mV
Balance range H	« BAL-H	gain E/F input, TB=5V		+3.5		dB
Balance range L	BAL-L	∆ gain E/F input, TB=0V		-3.5		dB
TOFF-VTH	TOFFvth	gam,pu,z ov	1.0	2.5	3.0	V
TGL-VTH	TGLVth		1.0	2.5	3.0	V
[PH]		1//	1.0	2.0	0.0	•
No signal voltage	PHo	Difference from RFSM	-0.85	-0.65	-0.45	V
[BH]	<u> </u>	Politerence from IXI Givi	-0.03	-0.03	-0.43	V
No signal voltage	BHo	Difference from RFSM	0.45	0.65	0.85	V
[DRF]	1/1/	Difference from IXI OW	0.43	0.00	0.00	V
	DRFvth	Difference from VR at RFSM	-0.60	-0.35	-0.20	V
Output voltage H	DRF-H	Difference from VIV at IVI SIVI	4.5	4.9	-0.20	V
	DRF-H		+.5	4.9	+0.5	V
Output voltage L [FZD]	DIVE-F			U	+0.5	V
Detection voltage 1	FZD1	FE, difference from VR	0	+0.2		V
Detection voltage 2	FZD1	FE, difference from VR	"	+0.2		V
	I ZDZ	I L, difference from VK		U		v
[HFL] Detection voltage	الالال المال	Difference from VP of DECM	0.05	0.01	0.05	V
	HFLvth	Difference from VR at RFSM	-0.35	-0.2	-0.05	
Output voltage H	HFL-H		4.5	4.9	.0.5	V
Output voltage L	HFL-L			0	+0.5	V
[TES]	TE0 :::	TEOL 199	<u> </u>	1		
Detection voltage LH	TES-LH	TESI, difference from VR	-0.15	-0.10	-0.05	V
Detection voltage HL	TES-HL	TESI, difference from VR	0.05	0.10	0.15	V
Output voltage H	TES-H		4.5	4.9		V
Output voltage L	TES-L			0	+0.5	V

Continued from preceding page.

Danasatas	Ob. al	Conditions		Ratings		1.1:4
Parameter	Symbol	Conditions	min	typ	max	Unit
[JP]						
Output voltage H	JP-H	Difference from JP+=0V, JP==0V at JP+=0V, JP=5V, TO	0.35	0.5	0.65	V
Output voltage L	JP-L	Difference from JP+=0V, JP=0V at JP+=5V, JP=0V, TO	-0, 6 5	-0.5	-0.35	٧
[Spindle amplifier]	•		and a	Bell Age Lot	100	
Offset 12	SPD12ost	Difference from VR at SPD, 12cm mode	-40	0	+40	mV
Offset 8	SPD8ost	Difference from VR at SPD, 8cm mode	-4 0	0	+40	mV
Offset off	SPDof	Difference from VR at SPD, OFF mode	-3 0	0	+30	_J /mV
Output voltage H12	SPD-H12	Difference from offset–12, 12cm mode, CV =5V, CV=0V	0.75	1.0	1.25	V
Output voltage L12	SPD-L12	Difference from offset–12, 12cm mode CV+=0V, CV=5V	1.25	-1.0	√ 0.75	٧
Output voltage H18	SPD-H8	Difference from offset–8, 8cm mode, CV+=5V, CV=0V	0.35	0.5	0.65	٧
[Sled amplifier]			athres.	11		
SLEQ offset	SLEQost	Difference from TO at SLEQ	-30	() () () () () () () ()	+30	mV
Offset SLD	SLDost	SLEQ=VR, difference from VR	-100	0	+100	mV
Offset off	SLDof	Off mode	<i>7</i> -40	0	+40	mV
Off VTH	SLOFvth	SLOF	1.0	1.4	2.0	V
[SLC]			p.			
No signal voltage	SLCo	SLC	2.25	2.5	2.75	V
[Shock]						
No signal voltage	SClo	SCI, difference from VR	-40	0	+40	mV
Detection voltage H	SCIvthH	SCI, difference from VR	60	100	140	mV
Detection voltage L	SCIvthL	SCI, difference from VR	-140	-100	-60	mV
[DEF]						
Detection voltage	DEFvth	Difference between LF2 voltage when RFSM=3.5V and DEF is detected, and LF2 voltage when RFSM=3.5V	0.20	0.35	0.50	>
Output voltage H	DEF ₃ Å	A. W. W. 11	4.5	4.9		V
Output voltage L	DEF-E			0	+0.5	V
[APC]	A. J.					
Reference voltage	/ /LDS	LDS Voltage at which LDD=3V	150	180	210	mV
Off voltage	/ LDDoff	LOB	3.9	4.3	4.6	V
[VCO]	4.					
Free-running frequency fo	VCOfe	CLK=4.23kHz	8.14	8.64	9.14	MHz
Upper limit variable width ∆fH	VCO∆fH	Difference from fo	1.4	2.1	2.8	MHz
Lower limit variable width ΔfL	VCO∆fL.	Difference from fo	-2.5	-1.9	-1.3	MHz
Output level 1	VCOv1	Normal mode	0.5	1.0		Vp-p
Output level 2	VCOV2	2FREQ mode	0.5	1.0		Vp-p


Pin Functions

Pin No.	Symbol	Contents
1	FIN2	Pickup photodiode connection pin. Added to pin FIN1 to generate the RF signal, subtracted from pin FIN1 to generate the FE signal.
2	FIN1	Pickup photodiode connection pin.
3	E	Pickup photodiode connection pin. Subtracted from pin F to generate the TE signal.
4	F	Pickup photodiode connection pin.
5	ТВ	TE signal DC component input pin.
6	TE-	Pin to which the TE signal gain setting resistor is connected between this pin and TE pin.
7	TE	TE signal output pin.
8	TESI	TES (Track Error Sense) comparator input pin. The TE signal is input through a bandpass filter.
9	SCI	
10	TH	Shock detection input pin. Tracking gain time constant setting pin.
11	TA	Pin to connect to the servo high-pass elimination capacitor.
12	TD-	Pin for configuring the tracking phase compensation constant between the TD and IR pins.
13	TD	Tracking phase compensation setting pin.
14	JP	Tracking jump signal (kick pulse) amplitude setting pin.
15	ТО	Tracking control signal output pin.
16	FD	Focusing control signal output pin.
17	FD ⁻	Pin for configuring the focusing phase compensation constant between the FD and FA pins.
18	FA	Pin for configuring the focusing phase compensation constant between the FD ⁻ and FA ⁻ pins.
19	FA ⁻	Pin for configuring the focusing phase compensation constant between the FA and FE pins.
20	FE	FE signal output pin.
21	FE ⁻	Pin to which the FE signal gain setting resistor is connected between this pin and FE pin.
22	AGND	Analog signal GND.
23	SP	CV ⁺ and CV ⁻ pin input signal single-end output.
24	SPI	Spindle amplifier input.
25	SPG	12 cm spindle mode gain setting resistor connection pin.
26	SP-	Spindle phase compensation constant connection pin, along with the SPD pin.
27	SPD	Spindle control signar output pin
28	SLEQ	Sled phase compensation constant connection pin.
29	SLD	Sled control signal output pin.
30	SL ⁻	Input pin for sled movement signal from microprocessor.
31	SL ⁺	Input pin for sled movement signal from migroprocessor.
32	JP ⁻	Input pin for tracking tump signal from DSP
33	JP ⁺	Input pin for tracking jump signal from DSP.
34	TGL	Input pin for tracking gain control signal from DSP. Gain is low when TGL is high.
35	TOFF /	Input pin for tracking off control signal from DSP. Tracking servo is off when TOFF is high.
36	TES	Output pin for TES signal to DSP.
		The High Frequency Level is used to determine whether the main beam is positioned over a bit or over the mirrored
37	HFL A	surface
38	SLOF _g	Sled serve off control input pin.
39	CV ⁺ /	Input pin for CLV error signal from DSP.
40	¢∨ +	unput pin for CLV error singal from DSP.
41	RFSM 👝 🔑	RF gittput pin/
42	RFS ⁻	RF gain setting and EFM signal 3T compensation constant setting pin, along with the RFSM pin.
43	SLC	Slice Level Control is an output pin that controls the data slice level used by the DSP for the RF waveform.
44	SLÎ	Input pin used by DSP for controlling the data slice level.
45	DGND	Digital system GND pin.
46	VG-	Ocontrol amplifier input pin. Configures PLL loop filter along with VCOC and PDO of DSP.
47	VCOC V	VCO control output pin.
48	VCO	VCO output pin.
49	DEF	Disc defect detection output pin.
50	CLK	Reference clock input pin. 4.23MHz signal from the DSP is input.
51	CL	Microprocessor command clock input pin.
52	DAT	Microprocessor command data input pin.
53	CE	Microprocessor command chip enable input pin.


Continued from preceding page.

Pin No.	Symbol	Con	tents
54	DRF	RF level detection output (Detect RF).	
55	LF	VCO free-running adjustment pin.	
56	V _{CC} ²	Servo system and digital system V _{CC} pin.	J. Committee Com
57	REF1	Bypass capacitor connection pin for reference voltage.	172
58	VR	Reference voltage output pin.	
59	LF2	Disc detect detection time constant setting pin.	
60	PH1	RF signal peak hold capacitor connection pin.	
61	BH1	RF signal bottom hold capacitor connection pin.	
62	LDD	APC circuit output pin.	1/ 1/ 1/
63	LDS	APC circuit input pin.	11 m. Caralle 11
64	V _{CC} 1	RF system V _{CC} pin.	

Block Diagram



Test Circuit



Description of Operation

- · APC (auto laser power control)

 This circuit controls the pickup laser power. The laser is turned on and off by commands from the microprocessor.
- · RF amplifier (eye pattern output)

The pickup photodiode output current (A+C) is input to FIN2 (pin 1), and (B+D) is input to FIN1 (pin 2). The current that is input is converted to the voltage, passes through the AGC circuit, and is then output from the RFSM amplifier output RFSM (pin 41). The internal AGC circuit has a variable range of ±3dB, and the time constant can be changed through the external capacitor connected to PH1 (pin 60). In addition, this circuit also controls the bottom level of the EFM signal (RFSM output), and the response can be changed through the external capacitor connected to BH1 (pin 61). The center gain setting for the AGC variable range is set by the resistance between RFSM (pin 41) and RFS⁻ (pin 42); if necessary, this resistance is also used for 3T compensation for the EFM signal.

· SLC (slice level control)

The SLC sets the duty ratio for the EFM signal that is input to the DSP to 50%. The DC level determined by integrating the EFMO signal output from the DSP to determine the duty ratio.

· Focus servo

The focus error signal is derived by detecting the difference between (A+C) and (B+D), which is (B+D) - (A+C), and is then output from FE (pin 20). The focus error signal gain is set by the resistance between FE (pin 20) and FE-(pin 21). The FA amplifier is the pickup phase compensation amplifier, and the equalizer curve is set by the external capacitor and resistance. Furthermore, this amplifer has a mute function which is applied when VCC is turned on, when the F-SERVO OFF command is sent, and during F-SEARCH. In order to turn the focus servo on, send either the LASER ON command or the F-SERVO ON command.

The FD amplifier has a phase compensation circuit, a focus search signal composition function, and an offset cancellation function. Focus seach is initiated by the F-SEARCH command, and a ramp waveform is generated by the internal clock. This waveform is used for focus detection (focus zero cross) with the focus error signal and then turn the focus servo on. The ramp waveform amplitude is set by the resistance between FD (pin 16) and FD⁻ (pin 17). Offset cancellation cancels the IC offset; adjustment is started by the FOCUS-OFFSET ADJUST START command, and is completed in about 250ms.

To cancel even the offset for the IV amplifier, etc., it is necessary to send the F-SERVO ON (LASER OFF) command. The FOCUS-OFFSET ADJUST OFF command is used to return to the state prior to offset cancellation.

· Tracking servo

The pickup phtodiode output current is input to E (pin 3) and F (pin 4). The current that is input is converted to the voltage, passes through the balance adjustment VCA circuit and then the VCA circuit that follows the gain in the RFAGC circuit, and is then output from TE (pin 7). The tracking error gain is set by the resistance between TE⁻ (pin 6) and TE (pin 7).

The TH amplifier alters the servo response characteristics according to the THLD signal, etc., generated internally after detection of the TGL signal from the DSP or the JP signal. When a defect is detected, the THLD mode goes into effect internally. To avoid this, short DEF (pin 49) to L=GND. By inserting an external bandpass filter to remove the shock component from the tracking error signal at SCI (pin 9), the gain is automatically boosted when a defect is detected. The TOFF amplifier that is positioned immediately after TD (pin 13) functions to turn off the servo in response to the TOFF signal from the DSP.

The TD amplifier performs servo loop phase compensation; the characteristics are set by external CR. Furthermore, this amplifer has a mute function, which is applied when V_{CC} is turned on or the TRACK-SERVO OFF command is issued. The muting function is released by the TRACK-SERVO ON command.

The TO amplifier has JP pulse composition function and a tracking offset cancellation function. The JP pulse is set by JP (pin 14). (THLD detection is performed internally.) Offset cancellation is completed in about 30ms. The TRACK-SERVO ON command and setting the TOFF pin (pin 35) low are required for offset cancellation.

Note: The LC78681KE TOFF ON/OFF command is valid only when disc motor control is in CLV mode. Accordingly, tracking offset is cancelled in normal CLV mode. Note that when performed in STOP mode, external control of the TOFF pin is required.

· Sled servo


The response characteristics are set by SLEQ (pin 28). The amplifier positioned after SLEQ (pin 28) has a mute function that is applied either when SLOF (pin 38) goes high or the SLED OFF command is issued. The sled is moved by inputting current to SL^- (pin 30) and SL^+ (pin 31); specifically, the pins are connected to the microprocessor output ports via resistors, and the movement gain is set by the resistance value of that resistor. It is important to note that if there is a deviation in the resistance values for SL^- (pin 30) and SL^+ (pin 31), and offset will arise in the SLD output.

· Spindle servo

This configures the servo circuit, which maintains the linear velocity of the disc at a constant speed, along with the DSP. This circuit accepts signals from the DSP through CV⁻ (pin 39) and CV⁺ (pin 40) and sets the equalizer characteristics through SP (pin 23), SP⁻ (pin 36), and SPD (pin 27), which are output to SPD (pin 27). The 12-cm mode amplifier gain is set by the resistor connected between SPG (pin 25) and the reference voltage. In 8-cm mode, this amplifier serves as an internal buffer, and SPG (pin 25) is ignored. Note that the gain setting is made for 8-cm mode first, and then 12-cm mode. If SPG (pin 25) is left open, the gain is forcibly set for 8-cm mode, regardless of whether 8-cm or 12-cm mode is in effect.


· TES and HFL (traverse signals)

When moving the pickup from the outer track to the inner track, the EF output from the pickup must be connected so that the phase relationship of TES and HFL is as shown in the diagram below. For the TESI input, the TES comparator has negative polarity and hysteresis of approximately ± 100 mV. An external bandpass filter is needed in order to extract only the required signal from the TE signal.




· DRF (luminous energy determination)

DRF goes high when the peak of the EFM signal (RFSM output) held by the PH1 (pin 60) capacitor exceeds approximately 2.1V. The PH1 (pin 60) capacitor affects the DRF detection time constant and the RFAGC response bidirectional setting.




· Focus determination

Focus is assumed to be obtained when the focus error signal "S" curve reaching REF +0.2V is detected, and the "S" curve subsequently returns to REF.



· DEFECT

The mirrored surface level is maintained by the capacitor for LF2 (pin 59); when a drop in the EFM signal (RFSM output) reaches 0.35V or more, a high signal is output to DEF (pin 49). If DEF (pin 49) goes high, the tracking servo enters THLD mode. In order to prevent the tracking servo from entering THLD mode when a defect is detected, prevent DEFECT from being output by either shorting DEF (pin 49) to GND, or shorting LF2 (pin 59) to GND. The DEFECT output is driven by constant current (approximately 100µA).



· V_{CC} /REF/GND

 $V_{CC}1$ (pin 64) : RF system

V_{CC}2 (pin 56) : SERVO system, DIGITAL system

AGND (pin 22) : RF system, SERVO system

DGND (pin 45) : DIGITAL system

· PLL circuit

VCOC is the loop filter setting amplifier for the EEM signal PLL, and equalizes the PLL phase comparison output from the DSP, and outputs it to the internal VCO.

VCO is the VCO circuit for the EFM signal PLL, and requires the reference clock from the DSP (4.23MHz only; does not support 2/1609MHz for the LC7860KA, etc.). The VCO free-running frequency can be varied according to the current input to LF (pm 55): The VCO output can be turned on or off by using the VCO-OLT ON/OFF command.

Command	.VCO output frequency
Normal speed ,	Average: 8.6436 MHz
Double speed	Average: 17:2872 MHz

· Reset circuit

The power-on-reset is released when V_{CC} exceeds approximately 2.8V.

· Microprocessor interface

Because the Reset (Nothing) command initializes the LA9220M, it must be used carefully.

The LA9220M command acceptance (mode switching) timing is defined by the internal clock (4.23MHz divided to 130kHz) after the falling edge of CE (RWC); therefore, when commands are sent consecutively, CE must go low for at least 10µs. For this reason, the 4.23MHz clock is required even when VCO of LA9220M is not used. 2BYTE-COMMAND RESET is used only for the purpose of masking two-byte data.

All instructions can be input by setting CE high and sending commands synchronized with the CL clock from the microprocessor to DAT (pin 52) in LSB first format. Note that the command is executed at the falling edge of CE.


Timing chart CE (RWC) CL (CQCK) DAT (COIN) LSB *The DSP pin names are shown in parentheses.

Command List

MSB LSB	Command	Reset mode Power on mode	DSP
00000000	RESET		RESET (NOTHING)
00001000	FOCUS START	_g)	FOCUS START #1
10001110	VCO-OUT ON	0 //	OSC ON
10001101	VCO-OUT OFF VCO-2FREQ	d de la companya della companya della companya de la companya della companya dell	OSC OFF 2TIMES-SPEED PLAY MODE
11000010	VCO-NORMAL	JO d	NORMAL-SPEED PLAY MODE
11110000 111111000 11111111	2BYTE-COMMAND DETECT 2BYTE-COMMAND DETECT 2BYTE-COMMAND RESET		2BYTE-COMMAND DETECT 2BYTE-COMMAND DETECT 2BYTE-COMMAND RESET

10010000	FOCUS-OFFSET ADJUST START	48.37	3/ //
10010001	FOCUS-OFFSET ADJUST OFF	- O	7 / /
10010010	TRACK-OFFSET ADJUST START	A. 400.	- 1 1
10010011	TRACK-OFFSET ADJUST OFF	O	-//
10010100	LASER ON LASER OFF ; F-SERVO ON		<i>I</i>
10010110	LASER OFF ; F-SERVO OFF	0 //	/-
10010111	SPINDLE 8CM		-
10011000	SPINDLE 12CM	Ø /	-
10011001	SPINDLE OFF	and the state of t	-
10011010	SLED ON	/ / O	-
10011011	SLED OFF	11	-
10011100	E/F BALANCE START	Nonadjusted	-
10011101	TRACK-SERVO OF	0	-
10011110	TRACK-SERVO ON		-





Notes Concerning Microprocessor Program Creation (Supplementary)


1. Commands.

After sending the FOCUS START command and the E/F BALANCE START command, send 111111110 (FEH) in order to clear the internal registers of the IC.

MSB LSB

Reason: Although the above commands are executed at point ① in the timing chart below the same commands will be executed again at point ② if there is subsequent input to CE as shown below

Timing chart



A04303

2. When sending the TRACK-OFFSET ADJUST START command or the FOCUS-OFFSET ADJUST START command after either the V_{CC} ON (POWER ON RESET), RESET command or a corresponding OFFSET ADJUST OFF command, waiting time is necessary as listed below. (Only when a 4.2MHz clock is input.)

TRACK-OFFSET ADJUST START: 4ms or more FOCUS-OFFSET ADJUST START: 30ms or more


3. E/F balance adjustment


E/F balance adjustments should be made in a bit region of the disc, not a mirrored region. (This is because the E/F balance adjustment entails about 100 to 200 track kicks.)


Pattern Design Notes


To prevent signal jump-in from CV+ (pin 40) to RFSM (pin 41), a shielding line is necessary in between.


Pin Internal Equivalent Circuit



















Sample Application Circuit





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co. Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained berein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 2001. Specifications and information herein are subject to change without notice.