

LCK4973 Low-Voltage PLL Clock Driver

Features

- Fully integrated PLL.
- Output frequency up to 240 MHz.
- Compatible with PowerPC[®] and Pentium[®] microprocessors.
- 52-pin TQFPT.
- 3.3 V/2.5 V power supply.
- Pin compatible with 973 type devices.
- ±100 ps typical cycle-to-cycle jitter.
- Output skews of less than 250 ps.

Description

Agere Systems' LCK4973 is a 3.3 V/2.5 V, PLL-based clock driver for high-performance RISC or CISC processor-based systems. The LCK4973 has output frequencies of up to 240 MHz and skews of less than 250 ps, making it ideal for synchronous systems. The LCK4973 contains 12 low-skew outputs and a feedback/sync output for flexibility and simple implementation.

There is a robust level of frequency programmability between the 12 low-skew outputs in addition to the input/output relationships. This allows for very flexible programming of the input reference versus the output frequency. The LCK4973 contains a flexible output enable and disable scheme. This helps execute system debug as well as offer multiple powerdown schemes, which meet green-class machine requirements.

The LCK4973 features a power-on reset function, which automatically resets the device on powerup, providing automatic synchronization between QFB and other outputs.

The LCK4973 is 3.3 V/2.5 V compatible and requires no external loop filters. It has the capability of driving 50 Ω transmission lines. Series terminated lines have the ability of driving two 50 Ω lines in parallel, effectively doubling the fanout.

Pin Information

Pin Diagram



Note: All inputs have internal pull-up resistors (50 k Ω) except for PCLK and $\overline{\text{PCLK}}$.

Figure 1. 52-Pin TQFPT

2331.a (F)

Pin Information (continued)

Pin Descriptions

Table 1. Pin Descriptions

Pin	Symbol	Туре	I/O	Description
1, 15, 24, 30, 35, 39, 47, 51	Vss	Ground		Ground.
2	MROEB	LVTTL	Ι	Master Reset and Output Enable Input.
				Note: When MR/OE is set high, the PLL will have been disturbed and the outputs will be at an indeterminate frequency until MR/OE is relocked.
3	Frz_Clk	LVTTL	Ι	Freeze Mode.
4	Frz_Data	LVTTL	Ι	Freeze Mode.
5	fselFB2	LVTTL	I	Feedback Output Divider Function Select. This input, along with pins fselFB0 and fselFB1, controls the divider function of the feedback bank of outputs. See Table 3 for more details.
6	PLL_EN	LVTTL	I	 PLL Bypass Select. 0 = The internal PLL is bypassed and the selected reference input provides the clocks to operate the device. 1 = The internal PLL provides the internal clocks to operate the device.
7	Ref_Sel	LVTTL	Ι	Reference Select Input. The Ref_Sel input controls the reference input to the PLL. 0 = The input is selected by the TCLK_Sel input. 1 = The PCLK is selected.
8	TCLK_Sel	LVTTL	I	TTL Clock Select Input. The TCLK_Sel input controls which TCLK input will be used as the reference input if Ref_Sel is set to 0. 0 = TCLK0 is selected. 1 = TCLK1 is selected.
9, 10	TCLK[0:1]	LVTTL	I	LVTLL Reference Input. These inputs provide the reference frequency for the internal PLL when selected by Ref_Sel and TCLK_Sel.
11	PCLK	LVTTL	I	Differential Reference Input. This low-voltage differential PECL input provides the reference frequency for the internal PLL when selected by Ref_Sel.
12	PCLK	LVTTL	Ι	Differential Reference Input. This low-voltage differential PECL input provides the reference frequency for the internal PLL when selected by Ref_Sel.
13	Vdda	Power	—	PLL Power.
14	Inv_Clk	LVTTL	Ι	 Invert Mode. This input only affects the Qc bank. 0 = All outputs of the Qc bank are in the normal phase alignment. 1 = Qc2 and Qc3 are inverted from the normal phase of Qc0 and Qc1.
16, 18, 21, 23	Qc[3:0]	LVTTL	0	Clock Output. These outputs, along with the Qa[0:3], Qb[0:3], and QFB outputs, provide numerous divide functions determined by the fsela[0:3], fselb[0:3], and the fselFB[0:2] See Table 2 and Table 3 for more details.
17, 22, 33, 37, 45, 49	Vddo	Power	_	Output Buffer Power.

Pin Information (continued)

Pin Descriptions (continued)

Table 1. Pin Descriptions (continued)

Pin	Symbol	Туре	I/O	Description			
19, 20	fselc[1:0]	LVTTL	Ι	Output Divider Function Select. Each pair controls the divider function of the respective bank of outputs. See Table 2 for more details.			
25	QSync	LVTTL	0	 PLL Lock Indicator. 0 = The PLL is attempting to acquire lock. 1 = This output indicates that the internal PLL is locked to the reference signal. 			
				Note: If there is no activity on the selected reference input, QSync may not accurately reflect the state of the internal PLL. This pin will drive logic, but not Thevenin terminated transmission lines. It is always active and does not go to a high-impedance state. QSync provides TEST MODE information when PLL_EN is set to 0.			
26	fselFB1	LVTTL	I	Feedback Output Divider Function Select. This input, along with pins fselFB1 and fselFB2, controls the divider function of the feedback bank of outputs. See Table 3 for more details.			
27	fselFB0	LVTTL	Ι	Feedback Output Divider Function Select. This input, along with pins fselFB0 and fselFB2, controls the divider function of the feedback bank of outputs. See Table 3 for more details.			
28	Vddi	Power	—	PLL Power.			
29	QFB	LVTTL	0	Clock Output. This output, along with the Qa[0:3] and Qc[0:3] outputs, provides numerous divide functions determined by the fsela[0:3], fselb[0:3], and the fselFB[0:2]. See Table 2 and Table 3 for more details.			
31	Ext_FB	LVTTL	I	PLL Feedback Input. This input is used to connect one of the clock outputs (usually QFB) to the feedback input of the PLL.			
32, 34, 36, 38	Qb[3:0]	LVTTL	0	Clock Output. These outputs, along with the Qa[0:3], Qc[0:3], and QFB outputs, provide numerous divide functions determined by the fsela[0:3], fselb[0:3], and the fselFB[0:2]. See Table 2 and Table 3 for more details.			
40, 41	fselb[1:0]	LVTTL	Ι	Output Divider Function Select. Each pair controls the divider function of the respective bank of outputs. See Table 2 for more details.			
42, 43	fsela[1:0]	LVTTL	Ι	Output Divider Function Select. Each pair controls the divider function of the respective bank of outputs. See Table 2 for more details.			
44, 46, 48, 50	Qa[3:0]	LVTTL	0	Clock Output. These outputs, along with the Qb[0:3], Qc[0:3], and QFB outputs, provide numerous divide functions determined by the fsela[0:3], fselb[0:3], and the fselFB[0:2]. See Table 2 and Table 3 for more details.			
52	VCO_Sel	LVTTL	1	 Vco Frequency Select Input. This input selects the nominal operating range of the Vco used in the PLL. 0 = The Vco range is 100 MHz—240 MHz. 1 = The Vco range is 200 MHz—480 MHz. 			

Functional Description

Using the select lines (fsela[1:0], fselb[1:0], fselc[1:0], fselFB[2:0]), the following output frequency ratios between outputs can be obtained:

- 1:1
- 2:1
- 3:1
- **3:2**
- 4:1
- 4:3
- **■** 5:1
- 5:2
- 5:3
- 6:1
- 6:5

This can be achieved by pushing low the control signal one clock edge before the coincident edges of outputs Qa and Qc. The synchronization output indicates when these rising edges will occur. Selectability of feedback frequency is independent on the output frequencies. Output frequencies can be odd or even multiples of the input reference clock, as well as being less than the input frequency.

The power-on reset function is designed to reset the system after powerup for synchronization between QFB and other outputs. This solves the problem of resetting if fselFB2 is held high on powerup. All other conditions of the fsel pins automatically synchronize during PLL clock acquisition. All outputs are initialized active on power on.

The LCK4973 independently enables each output through a serial input port. When disabled (frozen), the outputs will lock in the low state, but internal state machines are unaffected. When re-enabled, the outputs initialize in phase and synchronous with those not reactivating. This freezing only happens when the outputs are in the low state, preventing runt pulse generation.

Table 2. Function Table for Qa, Qb, and Qc

fsela1	fsela0	Qa	fselb1	fselb0	Qb	fselc1	fselc0	Qc
0	0	÷4	0	0	÷4	0	0	÷2
0	1	÷6	0	1	÷6	0	1	÷4
1	0	÷8	1	0	÷8	1	0	÷6
1	1	÷12	1	1	÷10	1	1	÷8

Table 3. Function Table for QFB

fselFB2 ¹	fselFB1	fselFB0	QFB
0	0	0	÷4
0	0	1	÷6
0	1	0	÷8
0	1	1	÷10
1	0	0	÷8
1	0	1	÷12
1	1	0	÷16
1	1	1	÷20

1. If fselFB2 is set to 1, it may be necessary to apply a reset pulse after powerup in order to ensure synchronization between the QFB and other inputs.

Table 4. Function Table for Logic Selection

Control Pin	Logic 0	Logic 1		
VCO_Sel	VCO/2	VCO		
Ref_Sel	TCLK	Xtal (PECL)		
TCLK_Sel	TCLK0	TCLK1		
PLL_EN	Bypass PLL	Enable PLL		
MR/OE	Master Reset/ Output High-Z	Enable Outputs		
Inv_Clk	Noninverted Qc2, Qc3	Inverted Qc2, Qc3		





2332.a (F)

Device Programming

The LCK4973 contains three independent banks of four outputs as well as an independent PLL feedback output. The possible configurations make Agere Systems' LCK4973 one of the most versatile frequency programming devices. Table 5 shows various selection possibilities.

Table 5. Programmable Output Frequency Relationships for Qa, Qb, and Qc (VCO_Sel = 1)

fsela1	fsela0	Qa	fselb1	fselb0	Qb	fselc1	fselc0	Qc
0	0	VCO/4	0	0	VCO/4	0	0	VCO/2
0	1	VCO/6	0	1	VCO/6	0	1	VCO/4
1	0	VCO/8	1	0	VCO/8	1	0	VCO/6
1	1	VCO/12	1	1	VCO/10	1	1	VCO/8

Table 6. Programmable Output Frequency Relationships for QFB (VCO_Sel = 1)

fselFB2	fselFB1	fselFB0	QFB
0	0	0	VCO/4
0	0	1	VCO/6
0	1	0	VCO/8
0	1	1	VCO/10
1	0	0	VCO/8
1	0	1	VCO/12
1	1	0	VCO/16
1	1	1	VCO/20

To determine the relationship between the three banks, one would compare their divide ratios. For example, if one desired a ratio of 5:3:2, set Qa to \div 10, Qb to \div 6, and Qc to \div 4. These selections would yield a 5:3:2 ratio.

For low frequency circumstances, the VCO_Sel pin allows the option of an additional ÷2 to be added to the clock path. This pin maintains the output relationships, but provides an extended clock range for the PLL. The feedback output is matched to the input reference frequency after the output frequency relationship is set and VCO is in a stable range.

Only an external feedback is provided to the PLL in the LCK4973 device to optimize flexibility. If, in the previous example, the input reference frequency were equal to the lowest output frequency, the output would be set to ÷10 mode. The fselFB2 input could be

Assume the previously mentioned 5:3:2 ratio, with the highest output frequency of 100 MHz. If the only available reference frequency is 50 MHz, the setup of Figure 3 can be used. The device provides 100 MHz, 66 MHz, and 40 MHz outputs, all generated from the 50 MHz source. Figure 4 and Figure 5 also show possible configurations of the LCK4973.



Figure 3. 100 MHz from 50 MHz Example



Figure 4. Pentium Compatible Clocks Example

Agere Systems Inc.

Device Programming (continued)



Figure 5. 20 MHz Source Example

The Lnv_Clk input pin, when asserted, will invert the Qc2 and Qc3 outputs. This inversion does not affect the output-output skew of the device and allows for the development of 180° phase-shifted clocks. This output can also be used as a feedback output or routed to a second PLL to generate early/late clocks. Figure 5 on page 8 shows a 180° phase-shift configuration.

Zero-Delay Buffer Use

The LCK4973 can be used as a zero-delay buffer due to the external feedback of the device. Using one of the inputs as a feedback to the PLL eliminates the propagation delay through the device. A near-zero delay is produced by the PLL aligning to the output edge to the input reference edge. The static phase offset and the relative delay between the inputs and outputs are affected by the reference frequency. This is because the static phase offset is a function of the reference clock and Tpd of the LCK4973 is a function of the configuration used. It is most likely that the LCK4973 will be used as a zero-delay buffer in a nested clock-tree application. In these instances, the LCK4973 offers a LVPECL clock input as the PLL reference. This allows the user to utilize the exceptional skew performance of the device as the primary clock distribution device. The device can then lock onto the LVPECL reference and translate, with near-zero delay, to low-skew LVCMOS outputs. These clock trees will show tighter skews than CMOS fanout buffer clock trees.

SYNC Output

When the output frequencies are not integer multiples of each other, there is a need for a signal for synchronization purposes. The SYNC output is designed to address this need. The Qa and Qc banks of outputs are monitored by the device, and a lowgoing pulse (one period in duration, on period before the coincident rising edges of Qa and Qc) is provided. The duration and placement of the pulse is dependent on the highest of Qa and Qc output frequencies. The timing diagram, (Figure 8 on page 10) show the various waveforms for SYNC.

Note: SYNC is defined for all possible combinations of Qa and Qc, even though the lower frequency clock should be used as a synchronizing signal in most cases.

SYNC Output (continued)



Figure 6. Phase Delay Example Using Two LCK4973s



Figure 7. Typical Skews Relative to QA

SYNC Output (continued)



Figure 8. LCK4973 Timing

Power Supply Filtering

The LCK4973 is a mixed-signal product which is susceptible to random noise, especially when this noise is on the power supply pins. To isolate the output buffer switching from the internal phase-locked loop, the LCK4973 provides separate power supplies for the internal PLL (VDDA) and for the output buffers (VDDO). In a digital system environment, besides this isolation technique, it is highly recommended that both VDDA and VDD power supplies be filtered to reduce the random noise as much as possible.

Figure 9 illustrates a typical power supply filter scheme. Due to its susceptibility to noise with spectral content in this range, a filter for the LCK4973 should be designed to target noise in the 100 kHz to 10 MHz range. The RC filter in Figure 9 will provide a broadband filter with approximately 100:1 attenuation for noise with spectral content above 20 kHz. More elaborate power supply schemes may be used to achieve increased power supply noise filtering.



Figure 9. Power Supply Filter

Driving Transmission Lines

The output drivers of the LCK4973 were designed for the lowest impedance possible for maximum flexibility. The LCK4973's 10 Ω impedance, the drivers can accommodate either parallel or series terminated transmission lines.

Point-to-point distribution of signals is the preferred method in today's high-performance clock networks. Series-terminated or parallel-terminated lines can be

Agere Systems Inc.

used in a point-to-point scheme. The parallel configuration terminates the signal at the end of the line with a 50 Ω resistance to VDD/2. Only one terminated line can be driven by each output of the LCK4973 due to the high level of dc current drawn.

In a series-terminated case, there is no dc current draw, and the outputs can drive multiple series-terminated lines. Figure 10 shows these scenarios.



Figure 10. Dual Transmission Lines

The waveform plots of Figure 11 show the simulated results of a single output versus a two-line output. A 43 ps delta exists between the two differently loaded outputs that can be seen in Figure 11. This implies that dual-line driving need not be used in order to maintain tight output-to-output skew. The step in Figure 11 shows an impedance mismatch caused when looking into the driver. The parallel combination in Figure 10 plus the output resistance does not equal the parallel combination of the line impedances. The voltage wave down the lines will equal the following:

VL = VS (Z0/Rs + R0 + Z0) = 3.0 (25/53.5) = 1.4 V

The voltage will double at the load-end to 2.8 V, due to the near-unity reflection coefficient. It then continues to increment towards 3.0 V in one-round trip delay steps (4 ps). This step will not cause any false clock triggering, but some may not want these reflections on the line. Figure 12 shows a possible configuration in order to eliminate these reflections. In this scenario, the series terminating resistors are reduced so the line impedance is matched when the parallel combination is added to the output buffer.

Driving Transmission Lines (continued)



Figure 11. Single vs. Dual Waveforms



Figure 12. Optimized Dual Transmission Lines

Output Freeze Circuitry

The new green classification for computers requires unique power management. The LCK4973's individual output enable control allows software to implement unique power management. A serial interface was created to eliminate individual output control at the cost of one pin per output.

The freeze control logic provides a mechanism for the LCK4973's clock inputs to be stopped in the logic 0 state.

The freeze mechanism allows serial loading of the 12-bit serial input register. this register contains one programmable freeze enable bit for 12 of the 14 output clocks. The Qc0 and QFB outputs cannot be frozen with the serial port, which prevents possible lock-up situations if there is an error in the serial input register. The user can also program a freeze by writing 0 to the respective freeze bit. Likewise, it can be programmability unfrozen by writing a 1 to that same bit.

Freeze logic cannot force a recently frozen clock to a logic 0 state before the time which it would normally transition to that state. The logic will only maintain the frozen clock in logic 0. Similarly, the logic will not force a recently frozen clock to logic 1 before the time it would normally transition there. when the clock would normally be in a logic 0 state, the logic re-enables the unfrozen clock, eliminating the possibility of runt clock pulses.

The user may write to the serial input register by supplying a logic 0 start bit followed (serially) by 12 NRZ freeze bits through Frz_Data. The period of the Frz_Clk signal equals the period of each Frz_Data bit. The timing should be such that the LCK4973 is able to sample each Frz_Data bit with the rising edge of the Frz_Clk (free-running) signal.

	START													
-	BIT	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	
													2343.	a (F)

Note: D0—D3: control bits for Qa0—Qa3, respectively. D4—D7: control bits for Qb0—Qb3, respectively. D8—D10: control bits for Qc1—Qc3, respectively. D11: control bit for QSync.

Figure 13. Freeze Data Input Protocol

Absolute Maximum Ratings

Stresses which exceed the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods of time can adversely affect device reliability.

Table 7. Absolute Maximum Ratings

Parameter	Symbol	Min	Мах	Unit
Supply Voltage	Vdd	-0.3	4.6	V
Input Voltage	VI	-0.3	VDD + 0.3	V
Input Current	lin	—	±20	mA
Storage Temperature Range	Tstg	-40	125	°C

Electrical Characteristics

Table 8. PLL Input Reference Characteristics (TA = -40 °C to 85 °C)

Parameter	Symbol	Condition	Min	Max	Unit
TCLK Input Rise/Fall	tr, tf	—	—	3.0	ns
Reference Input Frequency	fref	—	1	1	MHz
Reference Input Duty Cycle	trefDC	—	25	75	%

1. Maximum input reference frequency is limited by VCO lock range and the feedback driver or 100 MHz. Minimum input reference frequency is limited by the VCO lock range and the feedback divider.

dc Characteristics

Table 9. dc Characteristics (TA = -40 °C to 85 °C, VDD = $3.3 \text{ V} \pm 5\%$)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input High Voltage	Vih	—	2.0	_	3.6	V
Input Low Voltage	VIL	—	_	—	0.8	V
Output High Voltage	Vон	Іон = –20 mA ¹	2.4	—	—	V
Output Low Voltage	Vol	IOL = 20 mA ¹	_	—	0.5	V
Input Current	lin	2	_	—	±120	μA
Maximum Supply Current	Idd	All VDD pins	_	130	160	mA
Analog VDD Current	Idda	VDDA pin only ³	_	60	85	mA
Input Capacitance	CIN	—	_	—	4	pF
Power Dissipation Capacitance	Cpd	Per output	_	25	_	pF

1. The LCK4973 inputs can drive series of parallel terminated transmission lines on the incident edge.

2. Inputs have pull-up/pull-down resistors which affect input current.

3. Qa = Qb = Qc = 50 MHz, unoladed outputs.

Electrical Characteristics (continued)

dc Characteristics (continued)

Table 10. dc Characteristics (TA = -40 °C to 85 °C, VDD = $2.5 \text{ V} \pm 5\%$)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
PLL Supply Voltage	VDD_PLL	LVCMOS	2.325	_	Vdd	V
Input High Voltage	Vін	LVCMOS	1.7		VDD + 0.3	V
Input Low Voltage	VIL	LVCMOS	-0.3	_	0.7	V
Output High Voltage	Vон	Iон = –15 mA ²	1.8	_	—	V
Output Low Voltage	Vol	IoL = 15 mA	—	_	0.6	V
Input Current	lin	VIN = VDD or GND	—	_	±120	μA
Analog VDD Current	Idda	VDDA Pin Only ³	—	60	85	mA
Maximum Supply Current	IDD	All VDD Pins		130	160	mA

1. VCMR(dc) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the Vp-p(dc) specification.

2. The LCK4973 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of VTT. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

3. Qa = Qb = Qc = 50 MHz, unoladed outputs.

Electrical Characteristics (continued)

ac Characteristics

Table 11. ac Characteristics (TA = -40 °C to 85 °C, VDD = $3.3 \text{ V}/2.5 \text{ V} \pm 5\%$)^{1, 2}

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Reference Frequency:	fref	PLL locked				MHz
÷4 feedback			50.0	—	120.0	
÷6 feedback			33.3	—	80.0	
÷8 feedback			25.0	—	60.0	
÷10 feedback			20.0	—	48.0	
÷12 feedback			16.6	—	40.0	
÷16 feedback			12.5	—	30.0	
÷24 feedback			8.33	—	20.0	
÷32 feedback			6.25		15.0	
Input Reference Frequency in PLL Bypass Mode ³	fref	PLL bypass	—	—	TBD	MHz
VCO Frequency Range ⁴	fvco		150	—	500	MHz
Output Frequency:	fMAX	PLL locked				MHz
÷2 feedback			100.0	—	240.0	
÷4 feedback			50.0	—	120.0	
÷6 feedback			33.3	—	80.0	
÷8 feedback			25.0	—	60.0	
÷10 feedback			20.0	—	48.0	
÷12 feedback			16.6	—	40.0	
÷16 feedback			12.5	—	30.0	
÷20 feedback			10.0	—	24.0	
÷24 feedback			8.33	—	20.0	
Serial Interface Clock Frequency	fstop_clk	—		—	20	MHz
Reference Input Duty Cycle	frefdc	—	25	—	75	%
CCLKx Input Rise/Fall Time	tR, tF	20% to 80%	—	—	1.0	ns
Propagation Delay (static phase offset)	t(∅)	PLL locked				ps
CCLKx to FB_IN			—	±150	—	
PCLK to FB_IN			—	±150	—	
Output-to-Output Skew	tsk(O)	_		—	250	ps
Output Duty Cycle	DC		47	50	53	%
Output Rise/Fall Time	tR, tF	20% to 80%	0.1	—	1.0	ns
Output Disable Time	tPLZ, HZ		—	—	8	ns
Output Enable Time	tPZL, LZ				8	ns
Cycle-to-Cycle Jitter (RMS 1σ)	tJIT(CC)				±100	ps
Period Jitter (RMS 1σ)	tJIT(PER)	_		TBD	—	ps
I/O Phase Jitter (RMS 1σ)	tJIT(∅)			TBD		ps
PLL Closed Loop Bandwidth	BW				TBD	kHz
Maximum PLL Lock Time	t LOCK			10		ms

1. All ac characteristics are design targets and subject to change upon device characterization.

2. ac characteristics apply for parallel output termination of 50 Ω to VTT.

3. In bypass mode, the LCK4973 divides the input reference clock.

4. The input reference frequency must match the VCO lock range divided be the total feedback divider ratio: fREF = fVCO ÷ (M x VCO_SEL).

5. VCMR(ac) is the crosspoint of the differential input signal. Normal ac operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the Vp-p(ac) or Vp-pVp-p impacts static phase offset t(Ø).

Outline Diagram

52-pin TQFPT package outline. All dimensions are in millimeters.



PowerPC is a registered trademark of International Business Machines Corporation. *Pentium* is a registered trademark of Intel Corporation.

 For additional information, contact your Agere Systems Account Manager or the following:

 INTERNET:
 http://www.agere.com

 E-MAIL:
 docmaster@agere.com

 N. AMERICA:
 Agere Systems Inc., Lehigh Valley Central Campus, Room 10A-301C, 1110 American Parkway NE, Allentown, PA 18109-9138

 1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

 ASIA:
 Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon

 Tel. (852) 3129-2000, FAX (852) 3129-2020

 CHINA: (86) 21-5047-1212 (Shanghai), (86) 755-25881122 (Shenzhen)

 JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)

 EUROPE:
 Tel. (44) 1344 296 400

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. Agere, Agere Systems, and the Agere logo are trademarks of Agere Systems Inc.

Copyright © 2003 Agere Systems Inc. All Rights Reserved

