

**FUJITSU****HIGH-SPEED CMOS
SINGLE CHIP 4-BIT
MICROCOMPUTER****MB88500H
SERIES**

T-49-19-44

TM347-A871: January 1987

HIGH-SPEED CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER

The Fujitsu MB88500H series CMOS single-chip 4-bit microcomputer family is a high-speed version of the conventional MB88500 series. Its architecture and instruction set are same as the MB88500 series, but its minimum instruction execution time is reduced to 1.3 μ s min. using an 8 MHz crystal or external clock with a prescaler. (at 4 MHz without prescaler)

The MB88500H series consists of the MB88501H, MB88503H, and MB88505H. Further all devices have a wide voltage version (3.5V to 6.0V: A-version). The MB88501H and MB88505H contain a 4K by 8-bit mask ROM (program memory) whereas MB88503H contains a 2K by 8-bit mask ROM. Besides the on-chip 256 by 4-bit static RAM (data memory), each device has 36 I/O lines (including a serial port), an 8-bit timer/counter, and a clock generator.


They are fabricated by the silicon-gate CMOS process, the MB88500H series is packaged in a 42-pin plastic standard, shrink DIP, 48-pin plastic flat package. They operate with a single +5 V power supply and a 4 MHz clock without a prescaler (or 8 MHz clock with prescaler) over the temperature range of -40 °C to +85 °C. (-30 °C to +70 °C for a A-version)

CMOS technology allows the device to operate with low power dissipation (12 mA max. at 2 MHz), and further the standby function enables data retention with lower current (10 μ A max. at $V_{CC} = 6$ V).

For user's development of the MB88500H series based system, Fujitsu provides the MB88400/500 cross-assembler and host-emulator which run on the CP/M-86 or PC-DOS machines (cross-assembler also run on the Intellec series III MDS), and the MB2115 series evaluation board system, and the MB88508H piggyback EPROM evaluation devices which have external 4K/8K x 8-bit EPROM (MBM27C32A or MBM27C64). These development tools enables users to minimize their development time and cost.

2-273

MB88501H-P/503H-P/505H-P

**42-PIN PLASTIC STANDARD DIP
(DIP-42P-M01)**

MB88501H-PSH/503H-PSH/505H-PSH

**42-PIN PLASTIC SHRINK DIP
(DIP-42P-M02)**

MB88501H-PF/503H-PF/505H-PF

**48-PIN PLASTIC FLAT PACK
(FPT-48P-M02)**MB88508H-C/
508U-CMB88508H-CF/
508U-CF**42-PIN CERAMIC MODULE
(MDP-42C-P04)** **48-PIN CERAMIC
MODULE
(MQP-48C-P01)**

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

2

FEATURES

- CMOS Single-chip 4-bit Microcomputer
- Program Memory:
 - MB88501H, MB88505H: 4 K x 8-bit mask ROM
 - MB88503H : 2 K x 8-bit mask ROM
- Data Memory:
 - 256 x 4-bit static RAM
- 36 I/O Lines:
 - K-Port: 4-bit parallel input only
 - P-Port: 4-bit parallel output only
 - O-Port: 8-bit parallel output only
 - R-Port: Four 4-bit parallel or 16 individual input/output
 - C-Port: Serial I/O, external interrupt input, timer/counter input, and timing output
- Five Selectable Output Port Types for O-, P-, and R-Ports with Mask Option
 - Standard open-drain
 - Standard pullup
 - High-current open-drain
 - High-current pullup
 - 12V-interface open-drain (P-Port only)
- On-chip Mask Programmable PLA (Programmable Logic Array) for Data Conversion at O-Port (MB88501H, MB88503H)
- 8-bit Programmable Timer/Counter with Two Clock Modes:
 - Internal clock (Timer)
 - External clock (Counter)
- Serial I/O with Serial Buffer:
 - MB88501H, MB88503H: 4-bit
 - MB88505H : Software selectable 4-/8-bit
- Three Programmable Clock Modes:
 - Internal clock
 - External clock
 - Software clock
- On-chip Clock Generator with 2 Mask Options:
 - External crystal/ceramic resonator or external clock drive
 - External RC-network or external clock drive
- Mask-option Divide-by-two Clock Prescaler for Expanding Clock Range
- Single Level Four Prior Source Maskable Interrupt:
 - External
 - Clock
 - Timer/counter overflow
 - Serial buffer full/empty
- 8-nesting Levels for Subroutine Calls

FEATURES (Continued)

- Instruction Set: Upward compatible the MB88500 series instruction set
 - Number of instructions : 76
 - Instruction length/cycle: 1 byte/1 cycle (82%), 2 bytes/2 cycles (17%),
2 bytes/3 cycle (1%)
 - Execution time : 1.5 μ s min. using 8 MHz clock with prescaler
- On-chip Power-on Reset Circuit
- Mask-option Standby Function:
 - No standby function
 - Software-initiation standby function
- Two mask-option Output States During Standby:
 - Hold
 - High impedance
- Two Software Selectable Oscillator States During Standby:
 - Idle
 - Stop
- Mask-option Standby-off Reset
- Mask-option Watch-dog Timer Function
- Low Power Dissipation:
 - 12 mA at $V_{CC} = 5.5$ V at $f_c = 2$ MHz max. (Active mode)
 - 10 μ A at $V_{CC} = 6.0$ V at $f_c = 0$ MHz max. (Standby mode)
- Single Power Supply:
 - Standard version: 4.5 V to 5.5 V (Active mode)
3.5 V to 6.0 V (Standby mode)
 - A-version : 3.5 V to 6.0 V (Active mode)
3.5 V to 6.0 V (Standby mode)
- Wide Operation Temperature Range:
 - Standard version: $T_A = -40$ °C to +85 °C
 - A-version : $T_A = -30$ °C to +70 °C
- Silicon Gate CMOS Technology
- Three Package Types:
 - 42-pin plastic standard DIP: Suffix -P
 - 42-pin plastic shrink DIP: Suffix -PSH
 - 48-pin plastic flat package: Suffix -PF
- Powerful Development Support:
 - CP/M-86, PC-DOS, or Intellec series III MDS cross-assembler (SM07415-A012/SMXXXXX-A010/SM05215-A010)
 - CP/M-86 or PC-DOS host emulator software for monitoring evaluation board and symbolic debugging (SM07415-G022/SMXXXXX-G020)
 - MB2115 series evaluation board (-01, -02, -04 and, -31A) for software debugging
 - MB88508H CMOS piggyback EPROM evaluation devices

T-49-19-44

Fig. 1: PIN ASSIGNMENT

Suffix -P and -PSH
(Top view)

R4	1	42	VCC
R5	2	41	START
R6	3	40	R3
R7	4	39	R2
R8	5	38	R1
R9	6	37	R0
R10	7	36	P3
R11	8	35	P2
R12	9	34	P1
R13	10	33	P0
R14	11	32	O7
K0	12	31	O6
K1	13	30	O5
K2	14	29	O4
K3	15	28	O3
EX	16	27	O2
X	17	26	O1
RESET	18	25	O0
IRQ	19	24	S0
TC	20	23	SI
VSS	21	22	SC/T0

Suffix -PF
(Top View)






Fig. 2: MB88501H AND MB88503H LOGIC SYMBOL.



2

Fig. 3: MB88501H AND MB88503H BLOCK DIAGRAM




T-49-19-44

MB88500H SERIES



Fig. 4: MB88505H LOGIC SYMBOL




2

T-49-19-44

MB88500H SERIES



Fig. 5: MB88505H BLOCK DIAGRAM



T-49-19-44

MB88500H SERIES FUJITSU

PIN DESCRIPTION

Fig. 1 and Table 1 show the pin assignment and pin description of the MB88500 series.

Table 1: PIN DESCRIPTION

Symbol	Pin No.	Type	Name & Function
• Power Supply			
VCC	42 (18)	-	+5V DC power supply pin.
VSS	21 (42)	-	Ground pin.
• Clock			
EX	16 (36)	I	Oscillator Input: Input to the inverting amplifier that forms the on-chip oscillator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation types can be selected using mask option. When an external oscillator is used, the EX pin receives the external oscillator signal. This pin is a non-hysteresis input when the crystal/ceramic oscillator is selected, and a hysteresis input when the RC-network oscillator is selected.
X	17 (37)	O	Oscillator Output: Output of the inverting amplifier that forms the on-chip oscillator, and input to the internal clock generator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillator types can be selected using mask option. When an external oscillator is used, the X pin should be left open.
• Device Control			
RESET	18 (38)	I	Reset: This pin function as an external reset input or power-on reset output. External reset input: A reset input to the internal reset circuit. A low level on the RESET pin forcedely stops the MCU's operation, and initializes its internal state. After the RESET pin returns high, the MCU re-starts execution of program from address #0. The RESET pulse must be low for at least two instruction cycles while the oscillator is stably running after power-on. This pin is a hysteresis input with an internal pullup resistor. An external capacitor from the RESET pin to the VSS pin (and the internal pull-up resistor), whose time constant should be greater than the reset time required (12 clock periods) composes the external reset circuit.

2



Table 1: PIN DESCRIPTION (Continued)

T-49-19-44

Symbol	Pin No.	Type	Name & Function
• Device Control (Continued)			
$\overline{\text{RESET}}$	18 (38)	I/O	<p>Power on reset output: A reset output from the on-chip reset control circuit. Normally this output is high during the active operation except the reset mode. The rising of the VCC voltage after power on outputs a low level on the $\overline{\text{RESET}}$ pin, and then automatically returns high 2^{18} clock periods after the oscillator starts by power on.</p> <p>This pin is a hysteresis input with an internal pullup resistor.</p>
START	41 (16)	I	<p>Start: A standby release input to the internal standby control and status registers that control and monitor the on-chip standby control circuit. A high level on the START pin during the standby mode sets the standby release flag (STF) in the standby status register, resets the standby enable flag (STBE) in the standby control register, and triggers the standby release sequence to return the MCU to the active mode. Before the START pulse is applied, the VCC voltage must return to the active operation range when the battery backup is used. Also, the START pin must be low before the standby mode is initiated.</p> <p>The START pin state (logical level) is reflected in the standby release input (START) flag (STIF) in the standby status register, regardless of during the standby mode or active mode, and besides even when the standby function is not implemented using mask option. Therefore, the START pin state can be sensed by reading the standby status register using IN instruction (with Y=8).</p> <p>This pin is a hysteresis input with an internal pull-down resistor.</p>
• C-Port			
$\overline{\text{IRQ}}$	19 (39)	I	<p>Interrupt Request: A maskable external interrupt input to the on-chip interrupt control circuit. The falling edge of the $\overline{\text{IRQ}}$ pulse sets the external interrupt request flag (IRF) in the interrupt flag register regardless of enabling or disabling the external interrupt. If the external interrupt is enabled in advance by EN instruction, the interrupt sequence starts at once. Otherwise, the IRF flag is internally held as an interrupt source. Also, the $\overline{\text{IRQ}}$ pin state (logical level), which is reflected in the external interrupt input flag (IF) regardless of enabling or disabling the external interrupt, is testable using TSTI instruction. (When $\overline{\text{IRQ}} = \text{L}$, $\text{IF} = 1$; otherwise $\text{IF} = 0$.)</p> <p>This pin is a hysteresis input with an internal pullup resistor.</p>

T-49-19-44

MB88500H SERIES



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Type	Name & Function
• C-Port (Continued)			
\overline{TC}	20 (40)	I	<p>Timer/Counter: An external count clock input to the on-chip 8-bit timer/counter. The falling edge of the \overline{TC} pulse increments the timer/counter by one bit, when the external count clock (counter) mode is enabled by EN instruction programming the timer/counter prescaler select register using OUT instruction (with Y = B). Also, the TC pin state (logical level), which is reflected in the timer/counter input flag (TCIF) in the timer/counter prescaler select register regardless of enabling or disabling the external count clock (counter) mode, is testable by reading the prescaler select register using IN instruction (with Y = B). (When \overline{TC} = L, TCIF = 1; otherwise TCIF = 0.) This pin is inactive as a count clock input when the external count clock mode is not selected or the timer/counter is disabled by DIS instruction or reset.</p> <p>This pin is a hysteresis input with an internal pullup resistor.</p>
$\overline{SC}/\overline{TO}$	22 (44)	I/O	<p>Shift Clock/Timing Output: One of the shift clock input (\overline{SC}), shift clock output (\overline{SC}), or synchronous timing output (\overline{TO}) is enabled using EN instruction.</p> <p>I \overline{SC}: 1) Shift clock input to the on-chip serial port: When the external shift clock mode is enabled for the serial port, the falling edge of the external \overline{SC} clock shifts the contents of the internal serial buffer one bit right (from MSB to LSB). This input is inactive when the external clock mode is not selected or the serial port disabled by DIS instruction or reset. This pin is a hysteresis input.</p> <p>2) Shift clock output from the on-chip serial port: When the internal shift clock mode is enabled, the internal shift clock shifts the contents of the serial buffer one bit right. In this mode, the internal timing signal selected is output onto the \overline{SC} pin for synchronization.</p> <p>0 \overline{TO}: Synchronous timing output: When the timing output is enabled, the internal timing signal (which is generated by the on-chip state counter outputs, $\phi 1$ and $\phi 2$) is output onto the \overline{TO} pin. By DIS instruction or reset, the \overline{TO} pin is disabled and stops issuing the timing output.</p> <p>This pin is a hysteresis input with an internal pullup resistor</p>

2

T-49-19-44

MB88500H SERIES



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Type	Name & Function
• C-Port (Continued)			
SI	23 (45)	I	Serial Data Input: Data input to the on-chip serial port. The rising edge of the external (\overline{SC}) or internal shifts the data bit on the SI pin into the MSB of the serial buffer register when the serial port is enabled by EN instruction. Also, the SI pin state (logical level) is reflected in the serial data input flag (SIF) in the serial port prescaler select register regardless of enabling or disabling the serial port. Therefore, the SI pin can be sensed by reading the prescaler register using IN instruction (with Y = A).
SO	24 (46)	O	Serial Data Output: Data output with latch of the on-chip serial port. The falling edge of the external (\overline{SC}) or internal shift clock shifts the LSB data of the serial buffer register to the serial port output latch, regardless of enabling or disabling to serial port. The content of the output latch directly appears on the SO pin. This pin is a CMOS pullup output, and is set high by reset.
• I/O Ports			
K3-K0	15-12 (35-32)	I	K-Port: A 4-bit parallel non-latched input only port. K0 is LSB. 4-bit data on K-Port is input into the accumulator by INK instruction. These pins are internally pullup.
P3-P0	36-33 (10-7)	O	P-Port: A 4-bit parallel latched output only port. P0 is LSB. 4-bit data in the accumulator is output to P-Port by OUTP instruction. Refer to Table 5 User mask options for available making option.
03-00, 07-00	28-25 (2,1,48, 47) 32-39 (6-3)	O	O-Port: An 8-bit parallel latched output only port with the on-chip mask programmable PLA (Programmable Logic Array) for output data conversion. Depending on user's PLA pattern, this port functions as a dual 4-bit parallel output or an 8-bit parallel PLA output. Dual 4-bit parallel output: By OUTO instruction, 4-bit data in the accumulator is output, without conversion, onto the lower nibble (03-00) or upper nibble (07-04) of O-Port, depending on whether the carry flag (CF) is "0" or "1".

T-49.19-44

MB88500H SERIES



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Type	Name & Function
• I/O Port (Continued)			
03-00, 07-04	28-25, (2,1,48, 47) 32-29 (6-3)	0	<p>8-bit parallel PLA output(MB88501H, MB88503H): By OUTO instruction, 4-bit data in the accumulator and the carry flag (CF) bit are converted into 8-bit data through the PLA array, and the 8-bit data is output to O-Port. Depending on user's PLA pattern, 32 kinds of 8-bit data conversions are possible. For example, it can be encoded into 8-segment data for LED display.</p> <p>Refer to Table 5 User mask options for available making option.</p>
R3 -R0, R7 -R4, R11-R8, R14-R12	40-37, (15-12) 4- 1, (23-20) 8- 5, (27-24) 11- 9 (31,29, 28)	I/O	<p>R-Port: This port functions as three 4-bit parallel input and one 3-bit parallel input (non-latched)/output (latched) ports, or 15 individual input (non-latched)/output (latched) lines, depending on instructions.</p> <p>Parallel I/O: Each 4-bit and 3-bit port is named R-Port #0 (R3-R0), R-Port #1 (R7-R4), R-Port #2 (R11-R8), and R-Port #3 (R14-R12), and is indirectly addressed by the Y-register (Port #). 4-bit data in the accumulator is output to an addressed port of R-Ports #0 to #3 by OUT instruction. 4-bit data on the addressed port is input into the accumulator by IN instruction. (Before IN instruction, the port to be addressed must be set up to "1" state (input) mode.)</p> <p>Individual I/O: Each line from R14 to R0 is indirectly addressed by the Y-register (Bit #). The addressed line is individually set/reset by SETR/RSTR instruction, and especially each line of R-Port #0 (R3-R0) is directly set/reset by SETD/RSTD instruction. The addressed line is individually testable by TSTR instruction, and each line of R-Port #2 (R11-R8) is directly testable in particular by TSTD instruction. (Before the TSTR and TSTD instructions, the line to be addressed must be set up to "1" (input) mode.)</p> <p>Refer to Table 5 User mask options for available making option.</p>

2

Note: Parenthesis number is applied to suffix -PF

T-49-19-44

MB88500H SERIES



DIFFERENCES BETWEEN MB88500 SERIES AND MB88500H SERIES

Table 2: DIFFERENCES BETWEEN MB88501 AND MB88501H/MB88503H

Device Item	MB88501	MB88501H	MB88503H
ROM size	• 4K x 8 bits	• 4K x 8 bits	• 2K x 8 bits
RAM size	• 192 x 4 bits	• 256 x 4 bits	• 256 x 4 bits
Oscillator Type	• Crystal/Ceramic OSC or external clock drive • RC-network OSC or external clock drive (Mask option)	• Crystal/Ceramic OSC or external clock drive • RC-network OSC or external clock drive (Mask option)	• Crystal/Ceramic OSC or external clock drive • RC-network OSC or external clock drive (Mask option)
Minimum Instruction Execution Time	• 2.86 μ s use 4.19 MHz with prescaler	• 1.5 μ s use 8.0 MHz with prescaler	• 1.5 μ s use 8.0 MHz with prescaler
PLA	• No • Yes (Mask option)	• No • Yes (Mask option)	• No • Yes (Mask option)
Serial Buffer	• 4 bit	• 4 bit	• 4 bit
Low-voltage Reset Function	• No • Yes (-10°C to +70°C) (Mask option:STD version)	• No	• No
Instruction No.	75	76 (Reset instruction)	76 (Reset instruction)
Members	• MB88501-P/-PSH/-PF A-version are available for each part above.	• MB88501H-P/-PSH/-PF A-version are available for each part above.	• MB88503H-P/-PSH/-PF A-version are available for each part above.

T-49-19-44

MB88500H SERIES



Table 3: DIFFERENCES BETWEEN MB88505/MB88507 AND MB88505H

Device Item	MB88505	MB88507	MB88505H
ROM size	• 4K x 8 bits	• 2K x 8 bits	• 4K x 8 bits
RAM size	• 256 x 4 bits	• 256 x 4 bits	• 256 x 4 bits
Oscillator Type	• Crystal/Ceramic OSC or external clock drive • RC-network OSC or external clock drive (Mask option)	• Crystal/Ceramic OSC or external clock drive • RC-network OSC or external clock drive (Mask option)	• Crystal/Ceramic OSC or external clock drive • RC-network OSC or external clock drive (Mask option)
Minimum Instruction Execution Time	• 2.0 μ s use 6.0 MHz with prescaler	• 1.5 μ s use 8.0 MHz with prescaler	• 1.5 μ s use 8.0 MHz with prescaler
PLA	• No	• No	• No
Serial Buffer	• 4 bit • 8 bit (Software selectable)	• 4 bit • 8 bit (Software selectable)	• 4 bit • 8 bit (Software selectable)
Low-voltage Reset Function	• No	• No	• No
Instruction No.	75	75	76 (Reset instruction)
Members	• MB88505-P/-PSH/-PF A-version are avail- able for each part above.	• MB88507-P/-PSH/-PF A-version are avail- able for each part above.	• MB88505H-P/-PSH/-PF A-version are avail- able for each part above.

2



INPUT/OUTPUT CIRCUITS

T-49-19-44

All input only pins are internally pulled up, and all output only and input/output pins except O-, P-, and R-Ports have push-up output buffer (standard pullup). O-, P-, and R-Ports can have push-pull (standard or high-current pullup) or open-drain (standard, high-current, or 12V-interface) buffer using mask option.

Table 4: INPUT/OUTPUT CIRCUITS

Pin	Circuit	Note
EX, X.	<ul style="list-style-type: none"> Crystal/Ceramic OSC or External Clock* 	<ul style="list-style-type: none"> Non-hysteresis inverter Feedback resistor: Approx. 2 MΩ typ. (at V_{CC}=5V) * When only external clock drive is used, we recommend RC-network OSC.
	<ul style="list-style-type: none"> RC-Network OSC or External Clock* 	<ul style="list-style-type: none"> Hysteresis inverter Without feedback resistor * When only external clock drive is used, we recommend RC-network OSC.
$\overline{\text{IRQ}}$, $\overline{\text{TC}}$, SI, K-Port	<ul style="list-style-type: none"> Input Only Pin 	<ul style="list-style-type: none"> Input pull-up resistor (P-ch. Tr.): Approx. 300kΩ typ. (at V_{CC}=5V) * Hysteresis inverter for $\overline{\text{IRQ}}$, $\overline{\text{TC}}$
START		<ul style="list-style-type: none"> Input pull-down resistor (N-ch. Tr.): Approx. 300kΩ typ. at (V_{CC}=5V)
$\overline{\text{RESET}}$ *, $\overline{\text{SC/TO}}$ *, R-Port **	<ul style="list-style-type: none"> Input/Output Pin 	<ul style="list-style-type: none"> Output pullup resistor (P-ch. Tr.): $\overline{\text{RESET}}$: Approx. 300kΩ typ. $\overline{\text{SC/TO}}$: Approx. 10kΩ typ. (at V_{CC}=5V) * Hysteresis inverter for $\overline{\text{RESET}}$, $\overline{\text{SC/TO}}$ Output port options for O-, P-, and R-Ports 1: Standard pullup: Pullup resistor (P-ch. Tr.): Approx. 10kΩ typ. (at V_{CC}=5V) 2: High-current pullup: with pullup resistor **3: Standard/high-current/12V interface open-drain: Without P-ch. pullup resistor
SO, P-Port,** O-Port **	<ul style="list-style-type: none"> Output Only Pin 	<ul style="list-style-type: none"> **3: Standard/high-current/12V interface open-drain: Without P-ch. pullup resistor

T-49-19-44

MB88500H SERIES FUJITSU

USER MASK OPTIONS

The MB88500H series has the following mask options, which must be specified by the customer on the attached data release form when devices are ordered.

Table 5: USER MASK OPTIONS

Optional Feature	Symbol	Option	Option No.	Note
Clock	CLK	No	0	$f_C=2$ MHz to 4 MHz:
		Yes	1	$f_C=4$ MHz to 8 MHz:
Oscillator Type	OSC	Crystal/ceramic OSC or external clock*	0	* When only external clock drive is used, we recommend RC-network oscillator.
		RC-network OSC or external clock*	1	We recommend no clock prescaler.
Output PLA Data (MB88501)	SPLA	4-bit parallel output	0	MB88505H is fix.
		8-bit parallel output	1	Customer's output PLA data is needed.
Output Port Type	PORT	Standard open-drain	L	Output port circuit option selected must be the same for all O-, P-, and R-Ports.
		Standard pull-up	M	
		High-current open-drain	K	
		High-current pull-up	T	
		12V-interface open-drain	G	P-Port only
Standby Function	STBY	No	0	
		Yes (Software initiation)	1	
Output Port State During Standby	STATE	Hold	0	Output port state option selected must be the same for all O-, P-, and R-Ports.
		High-Z	1	
Standby off Reset Function	SOR	No	0	
		Yes	1	
Output Port Level During reset	RST	High	0	P-Port only
		Low	1	
Watch-dog Timer Function	WDR	No	0	
		Yes	1	

2



T-49-19-44

NOTES ON OPERATION

• Prevention Latch-up

Latch-up may occur in CMOS devices when a voltage higher than V_{CC} or lower than V_{SS} is applied to any input or output pin, or when a voltage exceeding the absolute maximum ratings is applied between V_{CC} and V_{SS} pins. If latch-up occurs, the supply current increases greatly, and the device may be thermally destroyed. Therefore, applied voltages should not exceed the maximum ratings.

• Treatment of Unused Pins


Unused input pins should be pulled up or down with external resistors or they may cause some malfunction. (However, the X pin should be open when an external clock oscillator is used.)

• Special Function of 00 Pin

The 00 pin has another function as a test terminal, in addition to its normal function O-Port. If the 00 pin is forced low while the RESET pin is low, the MCU is placed in the test mode. Therefore, the 00 pin should not be forced low while the RESET pin is low (when all output ports are initialized).

Especially when the open-drain is selected for the output port option, the 00 pin should be externally pulled up because such open-drain outputs are subject to noise disturbance if left floating.

At least 2 instruction cycles are required to change 00 pin from high to low after releasing reset (RESET: Low → High)



• External Capacitors for Crystal Oscillation

Fig. 9 gives an aim of an area where the on-chip oscillator has stable oscillator characteristics and short oscillation stabilization time when an average crystal resonator is used.

The external capacitor should be adjusted to individual crystal resonators when precise oscillation frequency is required. It is recommended to use crystal with a frequency higher than required oscillation frequency, together with the on-chip divided-by-two prescaler, because crystal resonators with lower oscillation frequency generally tends to have longer stabilization time and wider characteristics variation.

• Supply Voltage

Malfunction may occur even within the recommended operating supply voltage if the supply voltage changes rapidly. Therefore, the supply voltage should be regulated as well as possible. The following conditions are recommended for the power supply:

- (1) V_{CC} ripple (peak-to-peak value) at commercial frequency (50Hz to 60Hz): Less than 10% of typical V_{CC} value.
- (2) V_{CC} transient change rate (such as at switching of power supply): Less than 0.1V/ms.

T-49-19-44

MB88500H SERIES FUJITSU

INSTRUCTION SET DESCRIPTION

The MB88500H series instruction set includes 76 instructions, 83% of which are single-byte and single-cycle, 13% two-byte two-cycle, 1% two byte three-cycle, and 3% three-byte and three-cycle. The MB88500H series instruction set is exactly the same as the MB88500H series instruction set, and is divided into ten functional groups:

- Register-to-register transfer
- Register-to-memory transfer
- Constant transfer
- Arithmetic and logical operations
- Bit manipulation
- Control
- Input/Output
- Branch
- Flag manipulation
- Other

Tables 6 and 7 summarize the MB88500H series instruction set.

Table 6: INSTRUCTION SET SUMMARY

	Mnemonic +operand	Code (Hex.)	Flag/Status			Byte/ Cycle	Operation
			ZF	CF	ST		
Register- to- Register Transfer	TATH	05	.	.	.	1/1	TH←(AC)
	TATL	06	.	.	.	1/1	TL←(AC)
	TAS	07	.	.	.	1/1	SB←(AC)
	TAY	04	.	.	.	1/1	Y←(AC)
	TSA	17	‡	.	.	1/1	4-bit mode: AC←(SB _L), 8-bit mode: AC←(SB _L), X←(SB _H) *4
	TTHA	15	‡	.	.	1/1	AC←(TH)
	TTLA	16	‡	.	.	1/1	AC←(TL)
	TYA	14	‡	.	.	1/1	AC←(Y)
	XX	1B	‡*1	.	.	1/1	(AC)≠(X)
Register- to- Memory Transfer	L	0D	‡	.	.	1/1	AC←{M(X,Y)}
	LS	2B	‡	.	.	1/1	SB←{M(X,Y)}
	ST	1D	.	.	.	1/1	M(X,Y)←(AC)
	STDC	1A	.	.	‡C	1/1	M(X,Y)←(AC), Y←(Y)-1
	STIC	0A	.	.	‡C	1/1	M(X,Y)←(AC), Y←(Y)+1
	STS	2A	‡	.	.	1/1	M(X,Y)←(SB)
	X	0B	‡*1	.	.	1/1	(AC)≠{M(X,Y)}
	XD D	50-53*	‡*1	.	.	1/1	(AC)≠{M(0,D)}; D=0 to 3 (X=0, Y=D)
	XYD D	54-57*	‡*2	.	.	1/1	(Y)≠{M(0,D)}; D=4 to 7 (X=0, Y=D)
Constant Transfer	CLA	90	‡	.	.	1/1	AC←0 (Included in LI instruction)
	LI imm	90-9F*	‡	.	.	1/1	AC←imm; imm=0 to 15
	LXI imm	58-5F*	‡	.	.	1/1	X3←0, X2 to X0←imm; imm=0 to 7
	LXID	3D90- 3D9F*	‡	.	.	2/2	X←imm; imm=0 to 15
	LRXA imm	3D20- 3D3F*	.	.	.	2/3	X ← {ROM(imm X Y)}d, d=7-4 AC←{ROM(imm X Y)}d, d=3-0 imm=0 to 31
	LYI imm	80-8F*	‡	.	.	1/1	Y ←imm; imm=0 to 15
Arithmetic & Logical Operations	ADC	0E	‡	‡	‡C	1/1	AC←(AC)+{M(X,Y)}+(CF)
	AI imm	3D80- 3D8F	‡	‡	‡C	1/1	AC←(AC)+imm; imm=0 to 15
	AND	0F	‡	.	‡Z	1/1	AC←(AC)∩{M(X,Y)}
	C	2E	‡	‡	‡Z	1/1	{M(X,Y)}-(AC)
	CI imm	B0-BF*	‡	‡	‡Z	1/1	imm-(AC); imm=0 to 15
	CYI imm	A0-AF*	.	.	‡Z	1/1	imm-(Y); imm=0 to 15

2

T-49-19-44

MB88500H SERIES



Table 6: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic +Operand	Code (Hex.)	Flag/Status			Byte/ Cycle	Operation
			ZF	CF	ST		
Arithmetic & Logical Operation	DAA	10	.	†	↓C	1/1	AC+(AC)+6 if (AC)>9 or (CF)=1
	DAS	11	.	†	↓C	1/1	AC+(AC)+10 if (AC)>9 or (CF)=1
	DCA	3D8F	†	†	↓C	1/1	AC+(AC)+15 (Included in AI instruction)
	DCM	19	†	.	↓C	1/1	M(X,Y)+{M(X,Y)}-1
	DCY	18	.	.	↓C	1/1	Y+(Y)-1
	EOR	2F	†	.	↓Z	1/1	AC+{M(X,Y)}⊕(AC)
	ICA	3D81	†	†	↓C	1/1	AC+(AC)+1 (Included in AI instruction)
	ICM	09	†	.	↓C	1/1	M(X,Y)+{M(X,Y)}+1
	ICX	3DAC	.	.	↓C	2/2	X+(X)+1
	ICY	08	†	.	↓C	1/1	Y+(Y)+1
	NEG	2D	.	.	↓Z	1/1	AC+(AC)+1
	OR	1F	†	.	↓Z	1/1	AC+{M(X,Y)}∪(AC)
ROL	0G	†	†	↓C	1/1		
ROR	1C	†	†	↓C	1/1		
SBC	1E	†	†	↓C	1/1	AC+{M(X,Y)}-(AC)-(CF)	
Bit Manipulation	RBIT bp	34-37*	.	.	.	1/1	{M(X,Y)}bp+0; bp=0 to 3
	SBIT bp	30-33*	.	.	.	1/1	{M(X,Y)}bp+1; bp=0 to 3
	RBA bp	3DA4 3DA7 *	.	.	.	2/2	(AC)bp+0 ; bp=0 to 3
	SBA bp	3DA0 3DA3 *	.	.	.	2/2	(AC)bp+1 ; bp=0 to 3
	TBA bp TBIT bp	4C-4F* 38-3B*	.	.	↓Z	1/1	(AC)bp-1 ; bp=0 to 3 {M(X,Y)}bp-1; bp=0 to 3
Control	EN imm	3E00- 3EFF*	.	.	.	2/2	Enable the internal resources by the operand byte (2nd byte); *3
	DIS imm	3F00- 3FFF*	.	.	.	2/2	Disable the internal resources by the operand byte (2nd byte); *3
	RST	3DAD	.	.	.	2/2	System initialization
Input/ Output	IN	13	†	.	.	1/1	AC+(R)Y ; Y=0 to 3 (Port #) AC+(REG)Y; Y=9 to 15
	INK	12	†	.	.	1/1	AC+(K)
	OUT	03	.	.	.	1/1	(R)Y+(AC); Y=0 to 3 (Port #) (REG)Y+(R); Y=9 to 15
	OUTO	01	.	.	.	1/1	If CF=0 03-00+(AC) If CF=1 07-04+(AC)
	OUTP	02	.	.	.	1/1	P+(AC)
	RSTD d	44-47*	.	.	.	1/1	(R)d+0; d=0 to 3 (Bit # of Port #0)
	RSTR	22	.	.	.	1/1	(R)Y+0; Y=0 to 15 (Bit #)
	SETD d SETR	40-43* 20	.	.	.	1/1	(R)d+1; d=0 to 3 (Bit # of Port #0) (R)Y+1; Y=0 to 15 (Bit #)
TSTD d TSTR	48-4B* 24	.	.	↓Z	1/1	(R)d-1; d=8 to 11 (Bit #) (R)Y-1; Y=0 to 15 (Bit #)	
Branch	CALL addr	6000- 6FFF*	.	.	.	2/2	If ST=1, Subroutine Call for addr; addr=0 to 4095. ST=0, Not Subroutine Call.

T-49-19-44

MB88500H SERIES FUJITSU

Table 6: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic +Operand	Code (Hex.)	Flag/Status			Byte/ Cycle	Operation
			ZF	CF	ST		
Branch	JMP addr	00-FF*	.	.	.	1/1	If ST=1, Branch to addr; addr=0 to 63 ST=0, No Branch.
	JPHY addr	3D00- 3D1F*	.	.	.	2/2	Branch always to addr on page #n;
	JPL addr	7000- 7FFF*	.	.	.	2/2	If ST=1, Branch to addr; addr=0 to 4095. ST=0, No Branch.
	RTI	3C	.	.	.	1/1	Return From Interrupt Routine.
	RTS	2C	.	.	.	1/1	Return From Subroutine
Flag Manipulation	RSTC	23	.	↓	.	1/1	CF+0
	SETC	21	.	↑	.	1/1	CF+1
	TSTC	28	.	.	↓CF	1/1	(CF)-1
	TSTI	25	.	.	↓IF	1/1	(IF)-1, (If $\overline{IRQ}=L$, IF=1)
	TSTS	27	.	.	↓SF	1/1	(SF)-1, SF+0
	TSTV	26	.	.	↓VF	1/1	(VF)-1, VF+0
	TSTZ	29	.	.	↓ZF	1/1	(ZF)-1
Other	NOF	00	.	.	.	1/1	No Operation


Notes:

- *1: ZF is set or reset depending on contents of AC after instruction execution.
- *2: ZF is set or reset depending on contents of Y after instruction execution.
- *3: Each bit of the operand (the second byte) functions as follows:

2

2nd (MSB) (LSB)
byte

b7	b6	b5	b4	b3	b2	b1	b0
----	----	----	----	----	----	----	----



- *4: MB88501H and MB88503H: AC+(SB), ZF affected
- MB88505H : AC+(SBL), X+(SBH), ZF not affected

T-49-19-44

MB88500H SERIES

Symbols and Abbreviations

<u>Symbols</u>	<u>Meaning</u>
←	Is transferred to
*	Is exchanged with
+	Arithmetic plus
-	Arithmetic minus
⊕	Logical exclusive or
∪	Logical OR
∩	Logical AND
<u> </u>	Negation
()	Contents of parenthesis
↑	Set to "1" always
↓	Set to "0" always
‡	Affected (set or reset) by operation results
↓C	Set to "0" due to carry (not carry flag)
↓CF	Set to "0" due to carry flag
↓IF	Set to "0" due to interrupt flag
↓SF	Set to "0" due to serial buffer full/empty flag
↓VF	Set to "0" due to timer/counter overflow flag
↓Z	Set to "0" due to zero (not zero flag)
↓ZF	Set to "0" due to zero flag
.	Not affected

<u>Abbreviation</u>	<u>Meaning</u>
AC	Accumulator
addr	Jump address
bp	Bit pointer (that is part of the instruction code)
C	Carry
CF	Carry flag
d	Direct line number (that is part of the instruction code)
IF	Interrupt flag
imm	Immediate data
IRQ	Interrupt request
K	K-Port (K3 to K0)
LSB	Least significant bit
M(X,Y)	Data memory (RAM) location indirectly addressed by data pointer (X- and Y-registers)
M(O,D)	Data memory (RAM) location directly addressed by "D" bits in the instruction code, in page #0 (X=0)
MSB	Most significant bit
O	O-Port (O7-O0)
PLA	Programmable Logic Array
R	R-Port (#0: R3-R0, #1: R7-R4, #2: R11-R8, #3: R15-R12)
(R)Y; Y=n	① R-Port #n specified by Y-register (Y=0 to 3) ② R-Port bit n specified by Y-register (Y=0 to 15)
(R)d; d=n	R-Port bit n specified by "d" bits in the instruction code
SB	Serial buffer register
SF	Serial buffer full/empty flag
ST	Status flag
TH	Timer/counter high byte
TL	Timer/counter low byte
VF	Timer/counter overflow flag
X	X-register (that indicates page # in data memory RAM)
Xn	The n-th bit X-register
Y	Y-register
Z	Zero
ZF	Zero flag

T-49-19-44

MB88500H SERIES



Table 7: INSTRUCTION CODES SUMMARY

L H	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	OUTC	OUTP	OUT	TAY	TATH	TATL	TAS	ICY	ICM	STIC	X	ROL	L	ADC	AND
1	DAA	DAS	INK	IN	TYA	TTHA	TTLA	TSA	DCY	DCM	STDC	XX	ROR	ST	SBC	OR
2	SETR	SETC	RSTR	RSTC	TSTR	TSTI	TSTV	TSTS	TSTC	TSTZ	STS	LS	RTS	NEG	C	EOR
3	SBIT bp				RBIT bp				TBIT bp				RTI	* EXT	EN imm	DIS imm
4	SETD d				RSTD d				TSTD d				TBA bp			
5	XD D				XYD D				LXI imm							
6	CALL addr															
7	JPL addr															
8	LYI imm															
9	(CLA)	LI imm														
A	CYI imm															
B	CI imm															
C	JMP addr															
D																
E																
F																

2

NOTE: : 1-byte/1-cycle instruction : 2-bytes/2-cycles instruction

* See the next page 2-295


T-49-19-44

MB88500H SERIES



Table 7: INSTRUCTION CODES SUMMARY (Continued)
Extended instruction

3DL 3DR	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	JPXY addr															
1																
2	LRXA imm															
3																
4	NOT USED															
5																
6	NOT USED															
7																
8	(ICA)	AI imm														(DCA)
9	LXID imm															
A	SBA bp				RBA bp				NOT USED				ICX	RST	NOT USED	
B	NOT USED															
C	NOT USED															
D																
E																
F																

Note:  : 3 byte/3 cycle instruction
2-296

T-49-19-44

MB88500H SERIES



PRODUCT LINE-UP AND DEVELOPMENT TOOLS

The MB88500H series consists of the MB88501H, MB88503H and MB88505H. The MB88508H are available as piggyback EPROM evaluation devices for MB88501H and MB88503H. MB88508U is for the MB88505H. Refer to Table 8.

Table 8: MB88500H SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS

	MB88501H-P/ -PSH/-PF	MB88503H-P/ -PSH/-PF	MB88505H-P/ -PSH/-PF	MB88508H-C/ -CF-101/102	MB88508U-C/ -CF-101/102
ROM Size	4K x 8 bits (On-chip mask ROM)	2K x 8 bits (On-chip mask ROM)	4K x 8 bits (On-chip mask ROM)	8K x 8 bits (External EPROM)	
RAM Size (Directly address- ed locations)	256 x 4 bits (0-7)				
I/O Port:	Total 36 lines				
-Input only port	4				
-Output only port	12				
-I/O port	15				
-Control port	5 (Including serial I/O)				
Output Port Type	<ul style="list-style-type: none"> • STD P/U • STD O/D • H/C P/U • H/C O/D • 12V interface O/D (P-Port) (Mask option) 			<ul style="list-style-type: none"> • STD P/U:101 • STD O/D:102 	
Output PLA Pattern	33 patterns • Dual 4-bit parallel output • 8-bit PLA output (32 patterns)		• Dual 4-bit parallel output	• Dual 4-bit parallel output	
Stack Depth (Nesting level)	8 levels				
Timer/Counter:	Yes				
-Buffer size	8 bits				
-Clock source	Internal/External				
Serial I/O:	Yes	Yes	Yes	Yes	Yes
-Buffer size	4 bits	4/8 bits	4 bits	4/8 bits	4/8 bits
-Clock source	Internal/External	Internal/ External	Internal/ External	Internal/ External	Internal/ External
-Output latch	Yes	Yes	Yes	Yes	Yes
Clock Generator:	Yes			Yes	
-Oscillator type	<ul style="list-style-type: none"> • Crystal/External • RC-Network External (Mask option) 			<ul style="list-style-type: none"> • Crystal/External (Fixed) 	
-Clock Frequency (With prescaler)	2 MHz-4 MHz (4 MHz-8 MHz)			4 MHz-8 MHz	1 MHz-6 MHz
Clock Prescaler (Divid-by-two)	Yes/No (Mask option)			Yes (Fixed)	
Interrupt Function:	Yes				
-Nesting level	Single level				
-Interrupt sources	4 sources				

2

T-49-19-44

MB88500H SERIES



FUJITSU

PRODUCT LINE-UP AND DEVELOPMENT TOOLS

Table 8: MB88500H SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS (Continued)

	MB88501H-P/ -PSH/-PF	MB88503H-P/ -PSH/-PF	MB88505H-P/ -PSH/-PF	MB88508H-C -CF	MB88508U-C -CE
Standby Function: -Initiation method -Oscillator state during standby -Output state during standby -Standby off reset function	<ul style="list-style-type: none"> • Yes/No (Mask option) • Software • Idle/Stop (Software selectable) • Hold/High-Z (Mask option) • Yes/No (Mask option) 			<ul style="list-style-type: none"> • Yes (Fixed) • Software • Idle/Stop (Software selectable) • Hold:102/High-Z:101 (Mask option) • Yes/No (Mask option) 	
Watch Dog Timer Function	<ul style="list-style-type: none"> • No • Yes (Mask option) 			<ul style="list-style-type: none"> • No (Fixed) 	
Number of Instructions	76			78	77
Instruction Length/Cycle	1/1, 2/2, or 2/3			1/1, 2/2, 2/3, or 3/3	
Min. Instruction Execution Time	1.5 μ s at 8 MHz (With prescaler)				2.0 μ s at 6MHz (With prescaler)
Power Supply: -Standard version: -Active -Standby -A-version: -Active -Standby	Single +5V Yes <ul style="list-style-type: none"> • 4.5V to 5.5V • 3.5V to 6.0V Yes <ul style="list-style-type: none"> • 3.5V to 6.0V • 3.5V to 6.0V 			Single +5V Yes <ul style="list-style-type: none"> • 4.5V to 5.5V • 3.5V to 6.0V No - -	
Operating Temp. Range: -Standard version -A-version	-40°C to +85°C -30°C to +70°C			-40°C to +85°C -	
Process	CMOS				
Package	DIP-42P SH-DIP-42P QFP-48P			MDIP-42P MQFP-48P	
Development Tools: -Hardware -Software	MB2115-01 : CRT unit (Common) MB2115-02 : Monitor board with keyboard (Common) MB2115-04 : EPROM writer (Common) MB2115-31A : DUE board SM05215-A010: Intellec series III MDS cross-assembler SM07415-A012: CP/M-86 cross-assembler SMXXXXX-XXXX: PC-DOS cross-assembler SM07415-G022: CP/M-86 host emulator SMXXXXX-XXXX: PC-DOS host emulator				

Note STD: Standard
 H/C: High-current
 P/U: Pull-up
 O/D: Open-drain

T-49-19-44

MB88500H SERIES



ELECTRICAL CHARACTERISTICS

• ABSOLUTE MAXIMUM RATINGS (Standard and A-version)†

Parameter	Symbol	Rating			Unit	Remarks
		Min.	Typ.	Max.		
Supply Voltage	V _{CC}	V _{SS} -0.3		V _{SS} +7.0	V	
	V _{SS}		0		V	
Input Voltage	V _{IN}	V _{SS} -0.3		V _{SS} +7.0	V	Should not exceed V _{CC} +0.3V.
Output Voltage	V _{OUT}	V _{SS} -0.3		V _{SS} +7.0	V	Should not exceed V _{CC} +0.3V.
		V _{SS} -0.3		V _{SS} +15.0	V	P-Port (12V interface open-drain)
Output Low Current	I _{OL}			20	mW	
Total Output Low Current	ΣI _{OL}			80	mW	
Power Dissipation	P _D			600	mW	
Operating Ambient Temperature	T _A	-40		+85	°C	
Storage Temperature	T _{STG}	-55		+150	°C	

† Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

T-49-19-44

MB88500H SERIES FUJITSU

• RECOMMENDED OPERATING CONDITIONS (Standard version)

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Supply Voltage	VCC	4.5	5.0	5.5	V	Active operation range
		3.5		6.0	V	Standby operation range
	VSS		0		V	
Input High Voltage	VIH	0.75·VCC		VCC+0.3	V	K-Port, SI
	VIHS	0.8·VCC		VCC+0.3		EX, START, SC/TO, IRQ, TC, RESET
Input Low Voltage	VIL	VSS-0.3		0.25·VCC	V	K-Port, SI
	VILS	VSS-0.3		0.2·VCC	V	EX, START, SC/TO, IRQ, TC, RESET
Operating Ambient Temperature	TA	-40		+85	°C	

• RECOMMENDED OPERATING CONDITIONS (A-version)

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Supply Voltage	VCC	3.5	5.0	6.0	V	Active operation range
		3.5		6.0	V	Standby operation range
	VSS		0		V	
Input High Voltage	VIH	0.75·VCC		VCC+0.3	V	K-Port, SI
	VIHS	0.8·VCC		VCC+0.3		EX, START, SC/TO, IRQ, TC, RESET
Input Low Voltage	VIL	VSS-0.3		0.25·VCC	V	K-Port, SI
	VILS	VSS-0.3		0.2·VCC	V	EX, START, SC/TO, IRQ, TC, RESET
Operating Ambient Temperature	TA	-30		+70	°C	

T-49-19-44

MB88500H SERIES



• DC CHARACTERISTICS (Standard and A-version)
(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condition	Value			Unit
				Min.	Typ.	Max.	
Output High Voltage	VOH	O-, P-, R-Ports (Standard/High-current pull-up), SC/T0, SO	VCC=4.5V IOH=-200µA	2.4			V
			VCC=4.5V IOH=-10µA	4.0			V
Output Low Voltage	VOL	O-, P-, R-Ports (All output options), SC/T0, SO, RESET	VCC=4.5V IOL=1.8mA			0.4	V
			VCC=4.5V IOL=3.6mA			0.6	V
Input Leakage Current	I _{IH}	START, EX	VCC=5.5V VIH=5.5V			60	mA
	I _{IL}	R-Port(Standard/High-current pull-up), SC/T0	VCC=5.5V VIL=0.4V			-1.8	mA
		EX, R-Port, SI, RESET, IRQ, TC	VCC=5.5V VIL=0.4V			-60	µA
Open-Drain Output Leakage Current	I _{LEAK}	O-, P-, R-Ports (Standard/High-current/12V interface open-drain)	VCC=5.5V VOH=5.5V Output in high-Z	0.1	10		µA
Total I/O Leakage Current (High-Z)	ΣI _{Iz}	All pins except VCC, VSS, EX and RESET	VCC=5.5V(Standby), VIN=0V to 6.0V, High-Z state			±10	µA
Supply Current	I _{CC}	VCC	VCC=5.0V(Typ.), 5.5V(Max.) fc=2MHz(Active), All outputs open		4	12	mA
	I _{CCH}	VCC (With standby function)	VCC=6.0V fc=0(Standby), All outputs open			10	µA
Input Capacitance	C _{IN}	All pins except VCC and VSS	fc=1MHz		10	20	pF

2





• AC CHARACTERISTICS (Standard and A-version)

T-49-19-44

CLOCK TIMING

(Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min.	Max.		
Clock Frequency	f_c	EX, X	Crystal/ceramic or RC-network OSC or external clock drive: Figs. 6 and 7	2	4	MHz	Without prescaler
				4	8		With prescaler
Clock Cycle Time	t_{cyc}	EX, X	Figs. 6 and 7	0.25	0.5	μs	
Input Clock Pulse Width	P_{WCH}, P_{WCL}	EX	External clock drive (with X open): Figs. 6 and 7	100		ns	Without prescaler
				50			With prescaler
Input Clock Rise/Fall Time	t_{cr}, t_{cf}	EX	External clock drive (with X open): Figs. 6 and 7	5	100	ns	





T-49-19-44

Fig. 8: RC-NETWORK OSCILLATOR CHARACTERISTICS (EXAMPLE)




Note:

When the RC-network oscillator is used, the following conditions must be met:

- 1) The prescaler is not used. 2) $V_{CC} = 5 V \pm 10 \%$
- 3) $T_A = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ (Standard version) $T_A = -30 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ (A-version)
- 4) f_c does not exceed 3.2 MHz.

2

Fig. 9: CRYSTAL OSCILLATOR CHARACTERISTICS (EXAMPLE)



Notes:

- 1) The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a typical crystal resonator is used. This chart gives an target value of the external capacitor to realize the desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusted to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.

T-49-19-44

MB88500H SERIES FUJITSU



OUTPUT TIMING (Standard and A-version)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condi- tions	Value		Unit
				Min.	Max.	
O-, P-, R-Ports Delay Time	t _{PDH}	O-Port P-Port	Fig. 10		1000	ns
	t _{PDL}	R-Port			350	
Serial Port Delay Time	t _{SDH}	SO	Fig. 10		1000	ns
	t _{SDL}				350	

Notes:

1. A 10kΩ pull-up is required when open-drain output is used.
2. All the output loading values are 50pF + 1TTL. See figure below.



T-49-19-44

MB88500H SERIES FUJITSU



INPUT TIMING (Standard and A-version)
(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Conditions	Value		Unit
				Min.	Max.	
Input Data Setup Time	t_{DS}	K-Port, R-Port	Fig. 11	$t_{cyc}+1000$		ns
Input Data Hold Time	t_{DH}				$t_{cyc}-50$	
SI Input Setup Time	t_{SDS}	SI	Fig. 11	600		ns
SI Input Hold Time	t_{SDH}			600		
Device Control Setup Time (Synchronous mode)	t_{CS}	\overline{RESET}	Fig. 11		$2t_{cyc}-200$	ns
		\overline{IRQ}			$2t_{cyc}-200$	
Device Control Hold Time (Synchronous mode)	t_{CH}	\overline{RESET}	Fig. 11	$8t_{cyc}+50$		ns
		\overline{IRQ}		$2t_{cyc}+50$		
Timing Input Setup Time (synchronous mode)	t_{TS}	\overline{TC}	Fig. 11		$2t_{cyc}-200$	ns
Timing Input Hold Time (Synchronous mode)	t_{TH}	\overline{TC}	Fig. 11	$2t_{cyc}+50$		ns
Control Signal Low Level Time (Asynchronous mode)	PWCNL	$\overline{SC}/\overline{TO}$	Fig. 11	$6t_{cyc}+250$		ns
		$\overline{IRQ}, \overline{TC}$		$6t_{cyc}+250$		
		\overline{RESET}		$12t_{cyc}+250$		
Control Signal High Level Time (Asynchronous mode)	PWCNH	$\overline{SC}/\overline{TO}$	Fig. 11	$12t_{cyc}+250$		ns
		$\overline{RESET}, \overline{TC}, \overline{IRQ}$		$6t_{cyc}+250$		
		START		500		
Control Signal Rise and Fall Time	t_{CNr}, t_{CNf}	$\overline{START}, \overline{SC}/\overline{TO}, \overline{IRQ}, \overline{RESET}, \overline{TC}$	Fig. 11	Should be less than 200ns		


2

T-49-19-64

MB88500H SERIES



Fig. 11: INPUT TIMING



T-49-19-44


MB88500H SERIES



• POWER-ON RESET (Standard and A-version)

Parameter	Symbol	Condi- tions	Value		Unit	Remarks
			Min.	Max.		
Power Supply Rise Time	t_r	Fig. 12	0.05	50	ms	Required for operation of the power-on reset circuit
Power Supply Shut-off Time	t_{off}	Fig. 12	1		ms	Required for accurate circuit operation repeatability

Fig. 12: POWER-ON RESET TIMING



Note:
Power supply should be raised smoothly.

2


MB88500H SERIES




PACKAGE DIMENSIONS

T-49-19-44

- MB88501H-P/503H-P/505H-P: 42-PIN PLASTIC STANDARD DIP



- MB88501H-PSH/503H-PSH/505H-PSH: 42-PIN PLASTIC SHRINK DIP




T-49-19-44

MB88500H SERIES



PACKAGE DIMENSIONS (Continues)

- MB88501H-PF/503H-PF/505H-PF: 48-PIN PLASTIC FLAT PACKAGE



2


MB88500H SERIES FUJITSU



PACKAGE DIMENSIONS (Continues)

T-49-19-44

- MB88508H-C/MB88508U-C: 42-PIN CERAMIC MODULE



- MB88508H-CF/MB88508U-CF: 48-PIN CERAMIC MODULE

