


Half Bridge Controller and Driver for Industrial Linear Tubes

The MC33157 includes the oscillator circuit and two output channels to control a half-bridge power stage.

One of the channels is ground—referenced. The second one is floating to provide a bootstrap operation for the high side switch.

Dedicated Driver for Industrial Linear Tubes

- Main oscillator is current controlled, making it easy to set up by a single external resistor. On top of that, such a feature is useful to implement a dimming function by frequency shift.
- Filament pre-heating time control built-in
- The strike sequence is controllable by external passive components, the
 resonnant frequency being independently adjustable. This frequency
 can be made different from the pre-heating and the steady state values.
 A frequency sweep between two defined values makes this IC suitable
 for any series resonnant topologies.
- Dedicated internal comparator provides an easy lamp strike detection implementation.
- Digital RESET pin provides a fast reset of the system (less than 10μs).
 Both output MOSFET are set to "OFF" state when RESET is zero.
- Adjustable dead time makes the product suitable for any snubber capacitor and size of MOSFET used as power switches
- Designed to be used with standard setting capacitors ≤ 470nF
- A voltage reference, derived from the internal bandgap, is provided for external usage. This voltage is 100% trimmed at probe level yielding a 2% tolerance over the temperature range



MC33157

HALF BRIDGE CONTROLLER AND DRIVER FOR INDUSTRIAL LINEAR TUBES

SEMICONDUCTOR TECHNICAL DATA



DW SUFFIXPLASTIC PACKAGE
CASE 751G
(SO-16L)

PIN CONNECTIONS 16 V_{HS} V_{DD} 1 +V_{ref} 2 15 V_{HO} C_{PH} 3 14 VOUT R_{PH} 4 CSWEEP 5 12 VI O 11 GND COP 6 10 RESET ICO 7 DTA 8 9 SD (Top View)

ORDERING INFORMATION

| Device | | Tested Operating Temperature Range | Package | |
|--------|----------|---|-------------------|--|
| MC | C33157DW | $T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$ | Plastic SO-16L | |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--|--|---|-----------------------|
| High Side Max Voltage | VHS | 600 | V |
| Differential Max Voltage V _{HS} – V _{OUT} | ΔVHS | 16 | V |
| High Side Output Voltage Range | VHO | V _{OUT} -0.3 to V _{HS} +0.3 | V |
| Low Side Output Voltage Range | VLO | -0.3 to +16 | V |
| Max V _{HS} Allowable Slew Rate | dV _{HS} /dt | ±10 | V/ns |
| Max V _{HO} /V _{LO} Allowable Slew Rate | dV _{HO} /dt, dV _{LO} /dt | ±10 | V/ns |
| Supply Voltage (Note 1) Maximum Power Dissipation @ T _A = 50°C Thermal Resistance Junction–to–Air Operating Junction Temperature | V _{DD} P _D R _θ JA TJ | 16 600 140 –40 to +150 | V mW °C/W °C |
| Storage Temperature Range | T _{stg} | -65 to +150 | °C |
| Electrostatic Discharge [HBMI] | ESD | 2.0 | kV |

ELECTRICAL CHARACTERISTICS (V_{DD} = 14V. All parameters are specified for –20°C to 85°C ambient temperature unless otherwise noted.)

| unless otherwise noted.) | | | | | |
|--|--|-----------------------------|-----------|----------------------------------|----------------------------|
| Characteristic | Symbol | Min | Тур | Max | Unit |
| SUPPLY VOLTAGE | | | | | |
| Input Threshold Voltage Turn-On Turn-Off | UVON UVOFF | 11 8.0 | 12 8.5 | 12.8 9.0 | V V |
| Clamp Voltage @ I _{CLAMP} = 10 mA | ^V CLAMP | 15 | 16 | 16.5 | V |
| Supply Current (Note 2) | IS | | 12 | | mA |
| Standby Current at No Load @ V _{DD} < UV _{OFF} | ISTDBY | | 1.5 | | mA |
| Quiescent Current at No Load @ V _{DD} > UV _{ON} | ΙQ | | 2.5 | | mA |
| OUTPUT DRIVERS (V _{LO} , V _{HO}) | | | • | • | • |
| High Side VDSON @ Source current = 250 mA | V _{DS} (P) | - | 880 | 1500 | mV |
| Low Side VDSON @ Sink current = 300 mA | V _{DS} (N) | - | 880 | 1500 | mV |
| High Side / Low Side rise time @ C _{OUT} = 2 nF | t _r | | 40 | | ns |
| High Side / Low Side fall time @ COUT = 2 nF | t _f | | 35 | | ns |
| OSCILLATOR | | | • | • | • |
| Output Max Frequency | fosc | | | 250 | kHz |
| Internal Master Clock Duty Cycle | DC | _ | 50 | _ | % |
| System operation programming recommended values | ROP RPH RENDSWEEP RDTA COP | 68 68 68 10 100 | | 560 560 2200 250 560 | kΩ kΩ kΩ kΩ pF |
| V _{COP} High threshold | | _ | 4.2 | - | V |
| V _{COP} Low threshold | | _ | 2.8 | - | V |
| ICOP discharging current | | _ | 400 | _ | μΑ |
| ICOP over IROP current ratio | | _ | 2.0 | - | |
| TIMING | | | | • | |
| Preheat timing capacitor pulsed charging current (Duty Cycle=1/16) | ItpH | 14 | 16 | 17 | μΑ |
| Filament preheat time with $C_{PH} = 0.47 \ \mu F$ | t _{PH} | - | 2.0 | _ | s |
| Strike sequence recycling time with $C_{PH} = 0.47 \ \mu F$ | ^t SK | - | 125 | _ | ms |
| C _{PH} charging current ratio | 9 | - | 1/16 | _ | |
| Strike sequence restart blanking time with C _{PH} = 470nF | ^t bk | - | 10 | _ | ms |
| Dead time: externally adjustable by Rdt | dt | 0.3 | - | 2.5 | μs |
| Dead time adjust resistance (Recommended range) | Rdt | 10 | - | 220 | kΩ |
| Dead time tolerance | dt _{Tol} | | ±10 | | % |

ELECTRICAL CHARACTERISTICS (continued) (V_{DD} = 14V. All parameters are specified for -20°C to 85°C ambient temperature unless otherwise noted.)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|----------------------|------|------|------|------|
| VOLTAGE REFERENCE | ' | | • | | |
| Voltage reference @ I _{LOAD} = 500 μA, T _J = 25°C | VREF | _ | 7.0 | _ | V |
| Line regulation @ I _{LOAD} = 500 μA, T _J = 25°C | ΔV _{REF} | - | 10 | - | mV |
| Load regulation @ I _{LOAD} = 500 μA to 5 mA | ΔV _{REF} | _ | 10 | _ | mV |
| Maximum load current | IREFMAX | _ | - | 25 | mA |
| Total V _{REF} variation over Line, Temperature, Load | VREF | 6.85 | 7.0 | 7.15 | V |
| INPUT | | | | | • |
| Strike detect high voltage threshold | VTH _{SD} HI | _ | 4.0 | _ | V |
| Strike detect low voltage threshold | VTH _{SD} LO | _ | 3.75 | _ | V |
| Maximum current on strike detect input @ Regulation level | I _{SD} HI | - | - | 10 | nA |
| Maximum voltage on strike detect @ Regulation level | V _{SD} HI | _ | - | 7.0 | V |
| Maximum current on strike detect input @ Low level | I _{SD} LO | _ | - | 10 | nA |
| Maximum strike detect voltage negative input | V _{SD} NEG | - | - | -0.3 | V |
| Strike detect minimum pulse width | SDPW | 50 | 100 | - | ns |
| RESET high voltage | RSTHI | - | 1.8 | 2.2 | V |
| RESET low voltage | RSTLO | 1.6 | 1.8 | - | V |
| RESET input current @ high voltage | | - | -20 | - | μА |
| RESET input current @ low voltage | | - | -20 | _ | μА |
| RESET maximum voltage | | - | - | 7.0 | V |
| RESET maximum negative voltage | | - | - | -0.3 | V |

NOTES: 1. Since this device has a built–in zener, one cannot use a low impedance supply to drive this pin. Having a current limit mode by external means is mandatory.

2. Test Conditions: C_{OUT} = 2.2 nF, f = 100 kHz, V_{DD} = 15V.

PIN FUNCTION DESCRIPTION

| Pin | Symbol | Function | Description |
|-----|-------------------|---|--|
| 1 | V _{DD} | Supply voltage input | This pin provides the DC supply to the circuit. The voltage is internally clamped by a zener connected to the ground. It is NOT allowed to use a DC low impedance power supply to feed this pin, but limiting the current by an external resistor is mandatory. It is recommended to damp this pin to ground by an electrolytic capacitor connected close to pin 1. |
| 2 | +V _{ref} | Voltage reference output | This pin provides a +7V voltage reference derived from the internal bandgap. The +Vref can supply up to 25 mA and shall be decoupled to ground by a 220nF ceramic capacitor |
| 3 | СРН | Preheat timing capacitor | This capacitor sets two timings: filaments preheat time (t_{PH}) and strike sequence recycle time (t_{SK}). It is charged with a constant current and cares must be observed to minimize the leakage current at this pin to get the expected timing. Typically, a 0.47 μ F capacitor will give a 2 seconds pre–heating time and a 125 ms strike sequence recycle time. (See details given by figure 9) |
| 4 | R _{PH} | Preheat and Strike frequencies adjustment resistors | The RPH resistor together with RENDSWEEP and COP defines the frequency used to preheat the filaments (fPH = f ₁). RENDSWEEP defines the strike frequency (fENDSWEEP = f ₂). During the sweep timing, the frequency will sweep from the high pre–heating f ₁ to the low strike f ₂ values. Normally, f ₁ is far from the LC resonance but f ₂ is close enough to generate the high voltage across the fluorescent tube. (See details given by figure 9) |
| 5 | CSWEEP | Frequency sweep timing capacitor | This timing define the sweep time from f_1 to f_2 . Since the timing capacitor is charged with a low constant current, cares must be observed to minimize the leakage current at this pin to get the expected timing. Since this capacitor is charged through resistor R_{PH} , the voltage rises according to an exponential and the frequency shifts with the same law. |
| 6 | СОР | Oscillator capacitor | This pin defines the steady state operation frequency (f ₃ = f _{OP}) of the controller. Since this timing capacitor is charged with a low constant current, cares must be observed to minimize the leakage current at this pin to get the expected frequency. Film type capacitor are recommended (polycarbonate). |
| 7 | ICO | Steady state operating frequency adjustment current input | Since the circuit uses a Current Controlled Oscillator (ICO), the current forced into this pin will control the operating frequency. The allowable current range is from 1 μA to 500 μA. The +Vref output can be used to provide the voltage across R _{OP} . An auxiliary voltage source can be used to implement a dimming function. |
| 8 | DTA | Dead Time Adjust | This pin provides an access to the internal timing system to adjust the dead time between the gate drive of the High and Low power switches connected, respectively, to pin V_{HO} and V_{LO} . |
| 9 | SD | Strike detection input | This pin drives a comparator, with an internal fixed reference, and acknowledges the tube strike. When a negative going slope (across the internal reference) is detected, the system considers the lamp has struck and the oscillator jumps from the present frequency value, which is within the window defined by RPH and RENDSWEEP to the steady state value defined by ROP. If no negative going slope is detected on this pin, the system will repeat the sweep and strike sequence four times, then stops. The circuit will re–start from either a RESET, or by pulling +VDD to ground. The input signal can be either a logic level or an analog voltage ramping up from zero to +Vref followed by a negative going slope to zero. In any case, the positive pulse width must be 1 µs minimum. The pcb layout must be designed to minimize the noise at this pin. (See details given by figures 8, 9, & 10) |
| 10 | RESET | Master reset input | Forcing a logic zero to this pin (HCMOS low level) will reset the circuit, initializing a frequency sweep and lamp strike sequence. The master reset does not include the pre–heating timing. The minimum pulse width requested is 10µs to guarantee a reset state. However, this pin has no built in filtering and a shorter pulse may initialize a reset sequence: it is the responsibility of the designer to make sure that no noise or parasitic pulse are developed at the RESET input. A full re–start of the sequence, including the pre–heating time, can be initialized by pulling the +VDD pin to ground. In this case, +VDD and RESET must be simultaneously released to a high state. When RESET is asserted low (active) both outputs MOS are biased in the off condition. An internal 20µA pull up current forces the pin to logic one, allowing the designer to left this pin open if the RESET function is not used. In order to avoid any uncontrolled state of the output drivers, it is recommended to set up a 10ms low level at pin 10. The reset is activated in less than 10 microsecond, but releasing this pin while the Vcc supply is high (above 300V) can generate a random operation, depending upon the dv/dt coming from the power supply. |
| 11 | GND | Ground (zero voltage reference) | Since high and fast currents circulate in the circuit, it is mandatory to build a single ground point in the system. |
| 12 | VLO | Low side driver output | This pin provides the V _{GS} to drive the Low side power MOSFET. |
| 13 | NC | Not Connected | |
| 14 | VOUT | High side common point / Half bridge output | This pin is connected to the output of the half bridge and is referenced for the High side switch. |
| 15 | VHO | High side driver output | This pin provides the V _{GS} to drive the High side power MOSFET. |
| 16 | VHS | High voltage boost supply | The gate drive of the High side switch is derived from this voltage. |




Figure 1. PIN 6 COP INPUT




Figure 2. PIN 3 CPH INPUT




Figure 3. PIN 10 RESET




Figure 4. PIN 9 SD




Figure 5. PIN 8 DTA




Figure 6. PIN ICO




Figure 7. PIN 2, 4 & 5 V_{ref}, R_{PH} & C_{SWP}




Figure 8. STRIKE DETECTION

Rise time \geq lms V_{DD} U_{VLO} RESET UVON 9.2 V typ UVLO 3.8 V typ 7.0 V typ V_{ref} tph V CPH (PREHEAT) Frequency SWEEP t ≥1 μs STRIKE DETECTION STRIKE RESET Output Frequency OFF STATE F1 **OFF STATE** F1 status time

Figure 9. TIMING DIAGRAM (Normal startup sequence and UVLO reset)

f₁ = f_{PH}, preheating frequency adjusted by R_{PH} and R_{ENDSWEEP}

 $f_2 = f_{ENDSWEEP}$, end of sweep frequency, adjusted by RENDSWEEP (pin 2). In any case $f_1 \ge f_2$

 $f_3 = f_{OP}$, operating frequency controlled by the I_{CO} current (pin 7) and capacitor C_{OP}

tpH = (CpH * 2/3 * Vref) / (∂ * I_{tPH})

"OFF" state: High side switch OFF, Low side switch ON




Figure 10. TIMING DIAGRAM (External reset)

Previous On state


When RESET pin is released to a logic one, the system jumps to the preheat frequency as defined by RPH, then executes a frequency sweep down to fendsweep, as defined by Rendsweep, and waits until a strike detection signal is applied to pin 9. There is no preheating timing performed after a reset coming from pin 10.

RESET logic level is CMOS compatible.

Note: Strike detection lever can be either digital – CMOS or analog as depicted here above, as long as the signal fulfills the SD_{HIGH} and SD_{LOW} values and timing.

OFF STATE: both output MOSFET are biased in the off condition.

Figure 11. TIMING DIAGRAM (no strike conditions)



tgF: Sweep Frequency time. This time is given by the RC network built with CSWEEP and RPH. tgK: Sweep sequence recycle time. This time is derived by integrating a constant DC current in capacitor CPH. There is a fixed ratio (∂) between the preheating time tpH and strike sequence recycle time tgK. tfFND: Time during which f = (fFNDSWP). This time is equal to tgK - tgF.

The controller repeats the fSWEEP and the strike sequence until there is a STRIKE signal coming from the external circuit, or until FOUR sequences have been counted. Following a non strike situation, the controller goes in a full STOP and can be reinitialized by either pulling the VDD pin 1 to ground or by forcing a low to the RESET pin 9. The controller assumes the lamp has struck when a negative going transient is applied on the STRIKE detection pin 10. On the other hand, in order to avoid false strike information, the controller force a blank time between the end of tSWEEP and the start of the next sequence.

Figure 12. OUTPUT = f (freq) @ Lc = 1.5 mH, Cs = 6.8 nF






Figure 13. Typical Application Schematic Diagram



C12 330 pF/500 V/Polyester

TO SEE: AN1682 (Using the MC33157 Electronic Ballast Controller)

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or the rights or the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609

Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

HOME PAGE: http://motorola.com/sps/



MC33157/D