



# **Adaptive Power MOSFET Driver**<sup>a</sup>

#### **FEATURES**

- dv/dt and di/dt Control
- Undervoltage Protection
- Short-Circuit Protection
- t<sub>rr</sub> Shoot-Through Current Limiting
- Low Quiescent Current
- CMOS Compatible Inputs
- Compatible with Wide Range of MOSFET Devices
- Bootstrap and Charge Pump Compatible (High-Side Drive)

#### **DESCRIPTION**


The Si9910 Power MOSFET driver provides optimized gate drive signals, protection circuitry and logic level interface. Very low quiescent current is provided by a CMOS buffer and a high-current emitter-follower output stage. This efficiency allows operation in high-voltage bridge applications with "bootstrap" or "charge-pump" floating power supply techniques.

The non-inverting output configuration minimizes current drain for an n-channel "on" state. The logic input is internally diode clamped to allow simple pull-down in high-side drives.

Fault protection circuitry senses an undervoltage or output short-circuit condition and disables the power MOSFET. Addition of one external resistor limits maximum di/dt of the external Power MOSFET. A fast feedback circuit may be used to limit shoot-through current during t<sub>rr</sub> (diode reverse recovery time) in a bridge configuration.

The Si9910 is available in 8-pin plastic DIP and SOIC packages, and are specified over the industrial, D suffix (-40 to  $85^{\circ}$ C) temperature range.

#### **FUNCTIONAL BLOCK DIAGRAM**



a. Patent Number 484116.

Applications information may also be obtained via FaxBack, request document #70579.

# **Vishay Siliconix**



#### **ABSOLUTE MAXIMUM RATINGS**

| Voltages Referenced to V <sub>SS</sub> Pin |                                  |
|--------------------------------------------|----------------------------------|
| V <sub>DD</sub> Supply Range               | 0.3 V to 18 V                    |
| Pin 1, 4, 5, 7, 8                          | 0.3 V to V <sub>DD</sub> + 0.3 V |
| Pin 2                                      | 0.7 V to V <sub>DD</sub> + 0.3 V |
| Input Current                              | ±20 mA                           |
| Peak Current (I <sub>pk</sub> )            | 1 A                              |
| Storage Temperature                        | 65 to 150°C                      |
|                                            |                                  |

 $\begin{array}{lll} \text{Operating Temperature} & -40 \text{ to } 85^{\circ}\text{C} \\ \text{Junction Temperature } (\text{T}_{\text{J}}) & 150^{\circ}\text{C} \\ \text{Power Dissipation (Package)}^{a} \\ \text{8-Pin SOIC (Y Suffix)} & 700 \text{ mW} \\ \text{8-Pin Plastic DIP (J Suffix)}^{b} & 700 \text{ mW} \\ \end{array}$ 


#### Notes

- a. Device mounted with all leads soldered or welded to PC board.
- b. Derate 5.6 mW/°C above 25°C.

| Parameter                                   | Symbol            | Test Conditions Unless Otherwise Specified  V <sub>DD</sub> 10.8 V to 16.5 V  T <sub>A</sub> = Operating Temperature Range | Limits                 |                  |                        |      |
|---------------------------------------------|-------------------|----------------------------------------------------------------------------------------------------------------------------|------------------------|------------------|------------------------|------|
|                                             |                   |                                                                                                                            | Min <sup>c</sup>       | Typ <sup>b</sup> | Max <sup>c</sup>       | Unit |
| Input                                       |                   |                                                                                                                            |                        |                  | •                      | •    |
| High Level Input Voltage                    | V <sub>IH</sub>   |                                                                                                                            | 0.70 x V <sub>DD</sub> | 7.4              |                        | V    |
| Low Level Input Voltage                     | $V_{IL}$          |                                                                                                                            |                        | 6.0              | 0.35 x V <sub>DD</sub> |      |
| Input Voltage Hysteresis                    | V <sub>h</sub>    |                                                                                                                            | 0.90                   | 2.0              | 3.0                    |      |
| High Level Input Current                    | I <sub>IH</sub>   | $V_{IN} = V_{DD}$                                                                                                          |                        |                  | ±1                     | μА   |
| Low Level Input Current                     | I <sub>IL</sub>   | V <sub>IN</sub> = 0 V                                                                                                      |                        |                  | ±1                     |      |
| Output                                      |                   |                                                                                                                            |                        |                  | •                      |      |
| High Level Output Voltage                   | V <sub>OH</sub>   | I <sub>OH</sub> = -200 mA                                                                                                  | V <sub>DD</sub> - 3    | 10.7             |                        | - v  |
| Low Level Output Voltage                    | V <sub>OL</sub>   | I <sub>OL</sub> = 200 mA                                                                                                   |                        | 1.3              | 3                      |      |
| Undervoltage Lockout                        | V <sub>UVLO</sub> |                                                                                                                            | 8.3                    | 9.2              | 10.6                   |      |
| I <sub>SENSE</sub> Pin Threshold            | $V_{TH}$          | Max I <sub>S</sub> = 2 mA, Input High<br>100 mV Change on Drain                                                            | 0.5                    | 0.66             | 0.8                    |      |
| Voltage Drain-Source<br>Maximum             | $V_{DS}$          | Input High                                                                                                                 | 8.3                    | 9.1              | 10.2                   |      |
| Input Current for V <sub>DS</sub> Input     | $I_{VDS}$         |                                                                                                                            |                        | 12               | 20.0                   | μΑ   |
| Peak Output Source Current                  | I <sub>OS+</sub>  |                                                                                                                            |                        | 1                |                        | А    |
| Peak Output Sink Current                    | I <sub>OS-</sub>  |                                                                                                                            |                        | -1               |                        |      |
| Supply                                      |                   |                                                                                                                            |                        |                  |                        |      |
| Supply Range                                | $V_{DD}$          |                                                                                                                            | 10.8                   |                  | 16.5                   | V    |
| Cumply Current                              | I <sub>DD1</sub>  | Output High, No Load                                                                                                       |                        | 0.1              | 1                      | μА   |
| Supply Current                              | I <sub>DD2</sub>  | Output Low, No Load                                                                                                        |                        | 100              | 500                    |      |
| Dynamic                                     |                   |                                                                                                                            |                        |                  | -                      |      |
| Propagation Delay Time Low to<br>High Level | t <sub>PLH</sub>  | C <sub>L</sub> = 2000 pF                                                                                                   |                        | 120              |                        | ns   |
| Propagation Delay Time High to Low Level    | t <sub>PHL</sub>  |                                                                                                                            |                        | 135              |                        |      |
| Rise Time                                   | t <sub>r</sub>    |                                                                                                                            |                        | 50               |                        |      |
| Fall Time                                   | t <sub>f</sub>    |                                                                                                                            |                        | 35               |                        |      |
| Overcurrent Sense Delay (V <sub>DS</sub> )  | t <sub>DS</sub>   |                                                                                                                            |                        | 1                |                        | μS   |
| Input Capacitance                           | C <sub>in</sub>   |                                                                                                                            |                        | 5                |                        | pF   |


#### Notes

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.





#### **AC TESTING CONDITIONS**



#### **PIN CONFIGURATIONS**



#### PIN DESCRIPTION

#### Pin 1: V<sub>DS</sub>

Pin 1 or  $V_{DS}$  is a sense input for the maximum source-drain voltage limit. Two microseconds after a high transition on input pin 2, an internal timer enables the  $V_{DS(max)}$  sense circuitry. A catastrophic overcurrent condition, excessive on-resistance, or insufficient gate-drive voltage can be sensed by limiting the maximum voltage drop across the power MOSFET. An external resistor (R3) is required to protect pin 1 from overvoltage during the MOSFET "off" condition. Exceeding  $V_{DS(max)}$  latches the Si9910 "off." Drive is re-enabled on the next positive- going input on pin 2. If pin 1 is not used, it must be connected to pin 6 ( $V_{SS}$ ).

#### Pin 2: INPUT

A non-inverting, Schmidt trigger input controls the state of the MOSFET gate-drive outputs and enables the protection logic. When the input is low ( $\leq$  V $_{IL}$ ), V $_{DD}$  is monitored for an undervoltage condition (insufficiently charged bootstrap capacitor). If an undervoltage ( $\leq$  V $_{DD(min)}$ ) condition exists, the driver will ignore a turn-on input signal. An undervoltage ( $\leq$  V $_{DD(min)}$ ) condition during an "on" state will not be sensed.

# Pin 3: V<sub>DD</sub>

 $V_{DD}$  supplies power for the driver's internal circuitry and charging current for the power MOSFET's gate capacitance. The Si9910 minimizes the internal  $I_{DD}$  in the "on" state (gate-drive outputs high) allowing a "floating" power supply to be provided by charge pump or bootstrap techniques.

#### Pin 4: DRAIN

Drain is an analog input to the internal dv/dt limiting circuitry. An external capacitor (C1) must be used to protect the input from exposure to the high-voltage ("off" state) drain and to set the power MOSFET's maximum rate of dv/dt. If dv/dt feedback is not used, pin 4 must be left open.

#### Pin 5: I<sub>SENSE</sub>

 $I_{SENSE}$  in combination with an external resistor (R<sub>1</sub>) protects the power MOSFET from potentially catastrophic peak currents.  $I_{SENSE}$  is an analog feedback that limits current during the power MOSFET's transition to an "on" state. It is intended to protect power MOSFETs (in a half-bridge arrangement) from "shoot-through" current, resulting from excess di/dt and  $t_{rr}$  of flyback diodes or from logic timing overlap. An 0.8-V drop across (R1) should indicate a current level that is approximately four times the maximum allowable <u>load current</u>. When the  $I_{SENSE}$  input is not used, it should be tied to pin 6 ( $V_{SS}$ ).

### Pin 6: V<sub>SS</sub>

 $V_{SS}$  is the driver's ground return pin. The applications diagram illustrates the connection of  $V_{SS}$  for source-referenced "floating" applications (half-bridge, high-side) and ground-referenced applications (half-bridge, low-side).

# Si9910

# **Vishay Siliconix**

Pin 7: PULL-DOWN Pin 8: PULL-UP

Pull-up and pull-down outputs collectively provide the power MOSFET gate with charging and discharging currents. Turn "on" or "off" di/dt can be limited by adding resistance ( $R_2$ ) in series with the appropriate output.

### **APPLICATIONS**

## "Floating" High-Side Drive Applications

As demonstrated in Figure 1, the Si9910 is intended for use as both a ground-referenced gate driver and as a "high-side" or source-referenced gate driver in half-bridge applications. Several features of the Si9910 permit its use in half-bridge high-side drive applications.

A simple and inexpensive method of isolating a floating supply to power the Si9910 in high-side driver applications had to be provided. Therefore, the Si9910 was designed to be compatible with two of the most commonly used floating supply techniques: the bootstrap and the charge pump. Both of these techniques have limitations when used alone. A properly designed bootstrap circuit can provide low-impedance drive which minimizes transition losses and the charge pump circuit provides static operation.

The Si9910 is configured to take advantage of either floating supply technique if the application is not sensitive to their




particular limitations, or both techniques if switching losses must be minimized and static operation is necessary. The schematic above illustrates both the charge pump and bootstrap circuits used in conjunction with an Si9910 in a high-side driver application.

Input signal level shifting is accomplished with a passive pull-up (R4) and n-channel MOSFET (Q2) for pull-down in applications below 500 V. Total node capacitance defines the value of R4 needed to guarantee an input transition rate which safely exceeds the maximum dv/dt rate of the output half-bridge. Using level-shift devices with higher current capabilities may necessitate the addition of current-limiting components such as R5.

## **Bootstrap Undervoltage Lockout**

When using a bootstrap capacitor as a high-side floating supply, care must be taken to ensure time is available to recharge the bootstrap capacitor prior to turn-on of the high-side MOSFET. As a catastrophic protection against abnormal conditions such as start-up, loss of power, etc., an internal voltage monitor has been included which monitors the bootstrap voltage when the Si9910 is in the low state. The Si9910 will not respond to a high input signal until the voltage on the bootstrap capacitor is sufficient to fully enhance the power MOSFET gate. For more details, please refer to Application Note AN705, which may be obtained via FaxBack, request document #70579.








FIGURE 1. High-Voltage Half-Bridge with Si9910 Drivers