TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

## **TB31356AFL**

# 1.8GHz,600MHz DUAL-PLL FREQUENCY SYNTHESIZER

The TB31356AFL is a PLL synthesizer used for application of the digital mobile communication and similar other applications. The device features two independently-controllable, built-in PLLs.

#### **FEATURES**

I Operating frequency PLL1: 700 to 1800MHz

PLL2 : 40 to 600MHz

I Current consumption Total: 3.7mA(PLL1+PLL2+XIN)

(Typ.)

PLL1 : 2.7mA (PLL1+XIN) (Typ.) PLL2 : 1.1mA (PLL2+XIN) (Typ.)

(XIN=0.1mA Typ.)


I Operating voltage : 2.4 to 3.3V QON

Independent battery save supported

Compact leadless package : QON16pin(0.65mm pitch)



QON16-P-0404-0.65 Weight: 0.04g (Typ.)



000630EBA1

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the 'Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc...

- The Toshiba products listed in this document are intended for usage in general electronics applications (computer, persona equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction o failure of which may cause loss of human life or bodily injury ('Unintended Usage'). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of ourproducts. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual propety or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

PIN FUNCTION (The value of resistor and capacitor are typical.)

|            | 1 011011011 | (The value of resistor and capacitor are typical.)   |   |
|------------|-------------|--|---|
| PIN<br>No. | PIN NAME    | FUNCTION   | INTERNAL EQUIVALENT<br>CIRCUIT                      |
| 1          | FIN1        | PLL1 prescaler input pin. Inputs frequency from VCO.   | VCC 16ΚΩ 16ΚΩ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| 2          | GND         | Ground pin.  | -   |
| 3          | CP1         | Charge pump output pin for PLL1. Constant current output.  | VCC 3   |
| 4          | VCC-PLL1    | Power supply pin (PLL1).   | -   |
| 5          | BS-PLL2     | PLL2 battery saving pin.   | (S) 1KΩ (S)     |
| 6          | LD          | Lock detection output pin. Open drain output. PLL to be detected can be switched by serial data. | GND TKΩ   |
| 7          | LA          | PLL2 setting frequency switch pin.   | 7 W II W GND  |
| 8          | XIN         | Reference oscillator input pin.  | VCC 8   |
| 9          | VCC-PLL2    | Power supply pin (PLL2).   | -   |

|            | 1           |   |  |
|------------|-------------|---|--|
| PIN<br>No. | PIN<br>NAME | FUNCTION  | INTERNAL EQUIVALENT<br>CIRCUIT   |
| 10         | CP2         | Charge pump output pin for PLL2. Constant current output. | VCC (10)   |
| 11         | GND         | Ground pin.   | -  |
| 12         | FIN2        | PLL2 prescaler input pin. Inputs Frequency from VCO.      | VCC \$24ΚΩ \$ (2) \$ (3) \$ |
| 13         | STB         | Strobe input pin.   | ( — // / / / / / / / / / / / / / / / / /   |
| 14         | DATA        | Data input pin.   | Ι ΙΚΩ (  |
| 15         | CLK         | Clock input pin.  | 】  |
| 16         | BS-PLL1     | PLL1 battery saving pin.                                  | N=13,14,15,16 GND  |

#### **DESCRIPTION OF FUNCTION AND OPERATION**


#### (1) Serial data control

TB31356AFL operates according to serial data program. Serial data is input from the clock (CLK), data (DATA), and strobe (STB) pin.

## (2) Entry of serial data

- I At the rising edge of each clock pulse, data is sent to the internal shift register from the LSB sequentially. When all the data is sent, set the strobe pin to high. At this rising edge, data is stored in latches depending on the control contents. At the same time as data is stored, control starts.
- I The CLK, DATA, and STB pin contain the schmitt trigger circuit to prevent the data errors by noise, etc.
- I At power on, send the option control data before any other divider data.

## (3) Serial data input timing



## (4) Serial data groups and group code

I The IC has control divided into five groups so that they may be controlled independent of one another. Each group is identified by three-bit group code attached at the data end.

| Bit before preceding one | Preceding bit | Last bit | Control contents                      |  |  |
|--------------------------|---------------|----------|---------------------------------------|--|--|
| 0                        | 0 0           |          | PLL1 programmable divider (FIN1) data |  |  |
| 0                        | 1             | 0        | PLL2 programmable divider (FIN2) data |  |  |
| 0                        | 0             | 1        | PLL1 reference divider (XIN) data     |  |  |
| 0                        | 1             | 1        | PLL2 reference divider (XIN) data     |  |  |
| 1                        | 0             | 0        | Option Control                        |  |  |

## (5) PLL1 divider data

- I Consist of a 6-bit swallow counter (programmable counter), a 12-bit programmable counter, and a 1/64, 1/65 two modulus prescaler.
- I By sending any data to the swallow counter and programmable counter, number of division can be set from 4032 to 262143.

LSB
A0 A1 A2 A3 A4 A5 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 SB1 SB2 SBX 0 0 0

Swallow counter: A Programmable counter: N Battery saving

Group code


Number of divisions = 64N+A (4032 =< Number of divisions =< 262143)

 $A=A0+A1*2^1.....+A5*2^5$  A : Value of A counter  $N=D0+D1*2^1+.....+D11*2^{11}$  N : Value of N counter

## (6) PLL2 divider data

- I Consist of a 4-bit swallow counter (programmable counter), a 11-bit programmable counter, and a 1/16, 1/17 two modulus prescaler.
- I By sending any data to the swallow counter and programmable counter, number of division can be set from 240 to 32767.

LSB



Swallow counter: A Programmable counter: N Battery saving


Group code

Number of divisions = 16N+A (240 =< Number of divisions =< 32767)

 $A=A0+A1*2^1.....+A3*2^3$  A : Value of A counter  $N=D0+D1*2^1+.....+D10*2^{10}$  N : Value of N counter

## (7) PLL1 reference divider data

- I Consist of a 12-bit reference counter (programmable counter).
- By sending any data to the reference counter, number of division can be set from 4 to 4095 LSB



Reference counter


Battery saving Group code

D=D0+D1\*2<sup>1</sup>+......D11\*2<sup>11</sup>

4 =< Number of divisions =< 4095

## (8) PLL2 reference divider data

- I Consist of a 12-bit reference counter (programmable counter).
- I By sending any data to the reference counter, number of division can be set from 4 to 4095.




D=D0+D1\* $2^1$ +......D11\* $2^{11}$ 4 =< Number of divisions =< 4095

## •PLL2 divider data

| LA External Pin | Resistor |
|-----------------|----------|
| L               | LA = "0" |
| Н               | LA = "1" |

## (9) Option Control



## I Charge pump output current

This IC uses a constant current output type charge pump circuit. Output current is varied by serial data "CP1" and "CP2".

| CP1 | CP3 | PLL1 Charge Pump |  |
|-----|-----|------------------|--|
|     |     | Output Current   |  |
| 0   | 0   | 4mA              |  |
| 0   | 1   | 2mA              |  |
| 1   | 0   | 1mA              |  |
| 1   | 1   | 0.5mA            |  |

| CP2 | CP4 | PLL2 Charge Pump |
|-----|-----|------------------|
|     |     | Output Current   |
| 0   | 0   | 4mA              |
| 0   | 1   | 2mA              |
| 1   | 0   | 1mA              |
| 1 1 |     | 0.5mA            |

#### I Lock detection

A signal indicating whether the PLL has phase-locked to the desired frequency is presented to the LD pin. The PLL to be detected in this way can be selected by setting two bits, LD1 and LD2, as shown in the table below.

| LD1 | LD2 | Detected PLL                     |  |  |  |
|-----|-----|----------------------------------|--|--|--|
| 0   | 0   | Not detected (fixed low)         |  |  |  |
| 0   | 1   | PLL2                             |  |  |  |
| 1   | 0   | PLL1                             |  |  |  |
| 1   | 1   | Only when both PLL1 and PLL2 are |  |  |  |
|     |     | detected                         |  |  |  |

Locked in phase = open, Unlocked = low, Power-down mode = open

#### I Power-down mode

The PLL1, PLL2, and crystal oscillator circuit can be switched between operating and power-down modes by using three bits—SB1, SB2, and SBX. The table below shows how operation is controlled by using these bits and external battery save pins.

| External Pin |     | Serial Data |     |     | Operation State |      |        |
|--------------|-----|-------------|-----|-----|-----------------|------|--------|
| BS1          | BS2 | SB1         | SB2 | SBX | PLL1            | PLL2 | Buffer |
| L            | L   | *           | *   | *   | OFF             | OFF  | OFF    |
| L            | Н   | *           | *   | *   | OFF             | ON   | ON     |
| Н            | L   | *           | *   | *   | ON              | OFF  | ON     |
| Н            | Н   | 0           | 0   | 0   | OFF             | OFF  | OFF    |
| Н            | Н   | 0           | 0   | 1   | OFF             | OFF  | ON     |
| Н            | Н   | 0           | 1   | *   | OFF             | ON   | ON     |
| Н            | Н   | 1           | 0   | *   | ON              | OFF  | ON     |
| Н            | Н   | 1           | 1   | *   | ON              | ON   | ON     |

Notes1: ON: operating, OFF: power-down (not operating), \*: don't care

Notes2 : Switching between operating and battery saving (power down) mode by using serial data is renewed at the rising edge of strobe signal.

Notes3: Switching between operating and battery saving (power down) mode by using external pin (BS-PLL1,BS-PLL2) is controlled real-time.

Notes4: Immediately after power on, need a initial setting by serial data before operation state "ON".



## MAXIMUM RATINGS (Ta=25°C)

| CHARACTERISTIC       | SYMBOL                               | RATING      | UNIT |
|----------------------|--------------------------------------|-------------|------|
| Power Supply Voltage | VCC-PLL1, VCC-PLL2                   | 3.6         | V    |
| Power Dissipation    | PD                                   | 240         | mW   |
| Input Voltage        | CLK, DATA, STB, LA, BS-PLL1, BS-PLL2 | 3.6         | V    |
| Storage Temperature  | Tstg                                 | −55 to +150 | °C   |

Note: The maximum ratings cannot be exceeded even for an instant. Ple ase make sure the device is operated under conditions not exceeding the parameters shown here.

## **OPERATING RANGES**

| CHARACTERISTIC                     | SYMBOL   | TEST<br>CIR-CI<br>UT | TEST CONDITION  | RANGE           | UNIT |
|------------------------------------|----------|----------------------|---|-----------------|------|
| Operating Voltage                  | Vopr     | -                    | Ta=25°C   | 2.4 to 3.3      | V    |
| Operating Temperature              | Topr     | -                    |   | -30 to +85      | °C   |
|                                    |          |                      | FIN1  | 700 to 1800     | MHz  |
| Operating Frequency                | foor     |                      | FIN2  | 40 to 600       | MHz  |
| Operating Frequency                | fopr     | -                    | FXIN  | 5 to 30         | MHz  |
|                                    |          |                      | FCLK  | 1k to 10M       | Hz   |
|                                    | e VINopr | -                    | VIN1  | 92 to 107       | dΒμV |
| Input Operating Voltage            |          |                      | VIN2  | 92 to 107       | dΒμV |
|                                    |          |                      | VXIN  | 97 to 113       | dΒμV |
| Power Supply Voltage at Stand-by 1 | ICCQ1    | -                    | VCC-PLL1 , VCC-PLL2 ,<br>BS1="L" , BS2="L"                  | 0 to 10         | μА   |
| Low Level Input Voltage            | VL(SW)   | -                    | BS State<br>BS-PLL1 , BS-PLL2 , LA,<br>CLK , DATA , STB     | -0.2 to VCC*0.2 | V    |
| High Level Input Voltage           | VH(SW)   | -                    | Active State<br>BS-PLL1 , BS-PLL2 , LA,<br>CLK , DATA , STB | VCC*0.8 to 3.3  | V    |

Note 1: The allowable operating ranges stipulate conditions under which the device's basic functions can operate normally, although accompanied by fluctuations in its electrical characteristics.

Note 2: The unit "dB $\mu$ V" denotes the level at load-end. (0 dBm = 107 dB $\mu$ V @50 $\Omega$ )

## **ELECTRICAL CHARACTERISTICS**


(Unless otherwise specified, Ta=25°C, FIN1=1619MHz, FIN2=130MHz, XIN=14.4MHz,


VCC-PLL1=3.0V, VCC-PLL2=3.0V)


| VCC-PLL1=3.0V, VCC-PLL2=3.0          | JV)      |                      | ·   |      |      |      |      |
|--------------------------------------|----------|----------------------|---|------|------|------|------|
| CHARACTERISTIC                       | SYMBOL   | TEST<br>CIR-CI<br>UT | TEST CONDITION  | MIN. | TYP. | MAX. | UNIT |
| Current Consumption 1 at No Signal   | Icco1    |                      | All Operating<br>(PLL1+PLL2+XIN)<br>VCC-PLL1, VCC-PLL2<br>BS1="H", BS2="H",<br>SB1="1", SB2="1" | -    | 3.7  | 4.8  | mA   |
| Current Consumption 2 at No Signal   | Icco2    |                      | PLL1 Operating<br>(PLL1+XIN)<br>VCC-PLL1 , VCC-PLL2<br>BS1="H" , BS2="L"                        | 1    | 2.7  | 3.5  | mA   |
| Current Consumption 3 at No Signal   | Icco3    |                      | PLL2 Operating<br>(PLL2+XIN)<br>VCC-PLL1 , VCC-PLL2<br>BS1="L" , BS2="H"                        | -    | 1.1  | 1.4  | mA   |
| Current Consumption 4 at No Signal   | Icco4    |                      | XIN Operating<br>VCC-PLL1 , VCC-PLL2<br>BS1="H" , BS2="H" ,<br>SB1="0",SB2="0",SB="1"           | -    | 0.10 | 0.13 | mA   |
| PLL1 Charge Pump Output<br>Current 1 | ICP1     |                      | Vcp1=1/2VCC<br>CP1="0" , CP3="0"  | 2.8  | 4.0  | 5.2  | mA   |
| PLL1 Charge Pump Output Current 2    | ICP2     |                      | Vcp1=1/2VCC<br>CP1="0" , CP3="1"  | 1.4  | 2.0  | 2.6  | mA   |
| PLL1 Charge Pump Output Current 3    | ICP3     |                      | Vcp1=1/2VCC<br>CP1="1" , CP3="0"  | 0.7  | 1.0  | 1.3  | mA   |
| PLL1 Charge Pump Output Current 4    | ICP4     |                      | Vcp1=1/2VCC<br>CP1="1" , CP3="1"  | 0.35 | 0.5  | 0.65 | mA   |
| PLL2 Charge Pump Output<br>Current 5 | ICP5     |                      | Vcp2=1/2VCC<br>CP2="0" , CP4="0"  | 2.8  | 4.0  | 5.2  | mA   |
| PLL2 Charge Pump Output<br>Current 6 | ICP6     |                      | Vcp2=1/2VCC<br>CP2="0" , CP4="1"  | 1.4  | 2.0  | 2.6  | mA   |
| PLL2 Charge Pump Output<br>Current 7 | ICP7     |                      | Vcp2=1/2VCC<br>CP2="1" , CP4="0"  | 0.7  | 1.0  | 1.3  | mA   |
| PLL2 Charge Pump Output<br>Current 8 | ICP8     |                      | Vcp2=1/2VCC<br>CP2="1" , CP4="1"  | 0.35 | 0.5  | 0.65 | mA   |
| Charge Pump Off Leak Current         | ICP(OFF) |                      | PLL1 , PLL2 ,<br>Vcp=1/2VCC   | -0.1 | 0    | 0.1  | μΑ   |
| LD Output Off Leak Current           | ILD      |                      | VLD=3.3V  | -1   | 0    | 1    | μΑ   |
| LD Output On Resistance              | RLD(ON)  |                      | VLD=0.4V  | -    | 1100 | -    | Ω    |


**OUTLINE DRAWING** 

QON16-P-0404-0.65 Unit: mm









- Note 1 The solder plating part of the four corners of this package isn't a function pins.
- Note 2 Please don't solder to four corners of this package.
- Note 3 area shows package thorn.