TOSHIBA

32-Bit TX System RISC TX19 Family TMP1941AF

TOSHIBA CORPORATION

MIPS16, application Specific Extensions and R3000A are a trademark of MIPS Technologies, Inc.

The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

The products described in this document contain components made in the United States and subject to export control of the U.S. authorities. Diversion contrary to the U.S. law is prohibited.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications.

Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).

These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.

The products described in this document may include products subject to the foreign exchange and foreign trade laws.

Preface

Toshiba offers a broad range of microcontrollers targeted for both commercial and industrial applications. The *TX System RISC TX19 Family* manual contains the detailed specifications of the TX1941, including the architecture, programming, capabilities, operation, electrical characteristics, packaging and so forth.

The TX1941 is a high-performance RISC processor based on the R3000A architecture and the MIPS16 Application Specific Extension pioneered by MIPS Technologies, Inc.

Recently, with the ever-growing market for lightweight portable devices, manufacturers of electronic systems have been seeking cost-effective, single-chip solutions to processor-based applications. Toshiba has designed the TX1941 to help customers achieve the best cost performance for their products.



Contents

Handling Precaution

TMP1941AF

1. Features	1
2. Signal Descriptions	5
2.1 Pin Assignment	
2.2 Pin Usage Information	
3. Core Processor	9
3.1 Reset Operation	
1	
4. Memory Map	10
5. Clock/Standby Control	
5.1 Clock Generation	
5.1.1 Main System Clock	
5.1.2 Subsystem Clock	
5.1.3 Clock Source Block Diagrams	
5.2 Clock Generator (CG) Registers	
5.2.1 System Clock Control Registers	
5.2.2 ADC Conversion Clock	
5.2.3 STOP/SLEEP Wake-up Interrupt Control Registers (INTCG Registers)	
5.2.4 Interrupt Request Clear Register	
5.3 System Clock Control Section	
5.3.1 Oscillation Stabilization Time When Switching Between NORMAL and SLOW	
5.3.2 System Clock Output	
5.3.3 Reducing the Oscillator Clock Drive Capability	
5.4 Prescalar Clock Control Section	
5.5 Clock Frequency Multiplication Section (PLL)	
5.6 Standby Control Section	
5.6.1 TMP1941AF Operation in NORMAL and Standby Modes	
5.6.2 CG Operation in NORMAL and Standby Modes	
5.6.3 Processor and Peripheral Block Operation in Standby Modes	
5.6.4 Wake-up Signaling	
5.6.5 STOP Mode	26
5.6.6 Returning from a Standby Mode	26
6. Interrupts	29
6.1 Overview	29
6.2 Interrupt Sources	31
6.3 Interrupt Detection	
6.4 Resolving Interrupt Priority	33
6.5 Register Description	34
6.5.1 Interrupt Vector Register (IVR)	34
6.5.2 Interrupt Mode Control Registers (IMCF–IMC0)	35
6.5.3 Interrupt Request Clear Register (INTCLR)	35
7. I/O Ports	36
7.1 Address/Data Bus Bits 0–7 (AD0–AD7)	
7.2 Address/Data Bus Bits 8–15 (AD8–AD15) / Address Bus Bits 8–15 (A8–A15)	
7.3 Address Bus Bits 16–23 (A16–A23)	
7.4 \overline{RD} , \overline{WR} , \overline{HWR} , \overline{WAIT} , \overline{BUSRQ} , \overline{BUSAK} , R/\overline{W}	
7.5 Port 37	
7.6 Port 4 (P40–P44)	



7.7	Port 5 (P50–P57)	47
7.8	Port 7 (P70–P77)	48
7.9	Port 8 (P80–P87)	52
7.10	Port 9 (P90–P97)	55
7.11	Port A (PA0–PA7)	60
7.12	Open-Drain Output Control	65
8. Ext	ernal Bus Interface	66
	Address and Data Buses	
8.1.		
8.1.	11 6	
	External Bus Operation	
8.2.	1	
8.2. 8.2.	•	
8.2. 8.2.	· · · · · · · · · · · · · · · · · · ·	
8.2. 8.2.		
	Bus Arbitration	
8.3.		
8.3.		
8.3.	Relinquishing the bus	/4
9. Chi	p Select/Wait Controller	75
	Programming Chip Select Ranges	
9.1.		
9.1.		
	Chip Select/Wait Control Registers	
	Application Example	
9.3	Аррисации Ехапіріс	05
10. DM	IA Controller (DMAC)	84
	Features	
	Implementation	
10.2	-	
10.2	•	
10.2		
	Register Description	
10.3		
10.3		
10.3		
	3.4 Source Address Registers (SARn)	
10.3	O	
10.3	, , ,	
10.3	£ , ,	
10.3		
	Operation	
10.4		
10.4	1	
10.4		
10.4	1	
10.4	•	
10.4	1	
10.4	1.7 Data Packing and Unpacking	105
10.5	DMA Transfer Timing	
10.5	5.1 Dual-Address Mode	106
10.6	Programming Example	108
11 0.5	'' T'' (TMD A.)	100
	it Timers (TMRAs)	
	Block Diagrams	
11.2	Timer Components	112



11.2.1	Prescaler	112
11.2.2	Up-Counters (UC0 and UC1)	
11.2.3	Timer Registers (TA0REG and TA1REG)	
11.2.4	Comparators (CP0 and CP1)	
11.2.5	Timer Flip-Flop (TA1FF)	
11.3 Reg	rister Description	
	erating Modes	
11.4.1	8-Bit Interval Timer Mode	
11.4.2	16-Bit Interval Timer Mode	122
11.4.3	8-Bit Programmable Pulse Generation (PPG) Mode	
11.4.4	8-Bit PWM Generation Mode	
11.4.5	Operating Mode Summary	128
10 16 Die	Timer/Event Counters (TMRBs)	120
	ck Diagrams	
	ner Components	
12.2.1	Prescaler	
12.2.1	Up-Counter (UC0)	
12.2.2	Timer Registers (TB0RG0H/L and TB0RG1H/L)	
12.2.3	Capture Registers (TB0CP0H/L and TB0CP1H/L)	
12.2.4	Capture Control Logic	
12.2.5	Comparators (CP0 and CP1)	
12.2.0	Timer Flip-Flop (TB0FF0)	
	rister Description	
•	erating Modes	
12.4.1	16-Bit Interval Timer Mode	
12.4.2	16-Bit Event Counter Mode	
12.4.3 12.4.4	16-Bit Programmable Pulse Generation (PPG) Mode Timing and Measurement Functions Using the Capture Capability	
12.4.4	Tilling and Measurement Functions Using the Capture Capability	132
	/O (SIO)	
	ck Diagrams	
	Components	
13.2.1	Prescaler	163
13.2.2	Baud Rate Generator	
13.2.3	Serial Clock Generator	
13.2.4	Receive Counter	167
13.2.5	Receive Controller	167
13.2.6	Receive Buffer	167
13.2.7	Transmit Counter	168
13.2.8	Transmit Controller	168
13.2.9	Transmit Buffer	170
13.2.10	Parity Controller	170
13.2.11	Error Flags (UART mode only)	170
13.2.12		
	rister Description	
_	erating Modes	
13.4.1	Mode 0 (I/O Interface Mode)	
13.4.2	Mode 1 (7-Bit UART Mode)	
13.4.3	Mode 2 (8-Bit UART Mode)	
13.4.4	Mode 3 (9-Bit UART Mode)	
	Bus Interface (SBI)	
	ck Diagram	
. •	risters	
	Bus Mode Data Formats	
•	cription of the Registers Used in I ² C Bus Mode	
$14.5 I^2C$	Bus Mode Configuration	199



14.5.1	Acknowledgment Mode	199
14.5.2	Number of Bits Per Transfer	199
14.5.3	Serial Clock	199
14.5.4	Slave Addressing and Address Recognition Mode	200
14.5.5	Configuring the SBI as a Master or a Slave	200
14.5.6	Configuring the SBI as a Transmitter or a Receiver	
14.5.7	Generating START and STOP Conditions	201
14.5.8	Asserting and Deasserting Interrupt Requests	202
14.5.9	SBI Operating Modes	202
14.5.10	Lost-Arbitration Detection Monitor	202
14.5.11	Slave Address Match Monitor	203
14.5.12	General-Call Detection Monitor	203
14.5.13	Last Received Bit Monitor	203
14.5.14	Software Reset	204
14.5.15	Serial Bus Interface Data Buffer Register (SBI0DBR)	204
14.5.16	I ² C Bus Address Register (I2C0AR)	204
	Baud Rate Register 1 (SBI0DBR1)	
	Baud Rate Register 0 (SBI0BR0)	
	gramming Sequences in I ² C Bus Mode	
14.6.1	SBI Initialization	
14.6.2	Generating a START Condition and a Slave Address	
14.6.3	Transferring a Data Word	
14.6.4	Generating a STOP Condition	
14.6.5	Repeated START Condition	
14.7 Des	scription of Registers Used in Clock-Synchronous 8-Bit SIO Mode	
	ock-Synchronous 8-Bit SIO Mode Operation	
14.8.1	Serial Clock.	
14.8.2	SIO Transfer Modes	216
15	g-to-Digital Converter (ADC)	221
_	gister Description	
	eration	
-	Analog Reference Voltages.	
15.2.1	Selecting an Analog Input Channel (s)	
15.2.2 15.2.3	Starting an A/D Conversion	
15.2.3	Conversion Modes and Conversion-Done Interrupts	
15.2.4	Conversion Time	
15.2.6		
13.5 PIO	gramming Examples	231
16. Watch	dog Timer (WDT)	232
	plementation	
-	gister Description	
16.2.1	Watchdog Timer Mode Register (WDMOD)	
16.2.2	Watchdog Timer Control Register (WDCR)	
	eration	
-		
	ime Clock (RTC)	
17.1 Imp	olemention	237
18 Flectri	cal Characteristics	230
	ximum Ratings	
	Electrical Characteristics (1/2)	
	Electrical Characteristics (1/2)	
	Electrical Characteristics (2/2)	
	C Electrical Characteristics.	
	C EICCHICAI CHAIACITISHCS	
196 017	Timing	240
18.6 SIC 18.6.1	Timing	



18.7 SBI Timing	250
18.7.1 I ² C Mode	
18.7.2 Clock-Synchronous 8-Bit SIO Mode	251
18.8 Event Counters (TA0IN, TA2IN, TB0IN0, TB0IN1, TB2IN0)	
18.9 Timer Capture (TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1)	252
18.10 General Interrupts	252
18.11 NMI and STOP/SLEEP Wake-up Interrupts	252
18.12 SCOUT Pin	
18.13 Bus Request and Bus Acknowledge Signals	
19. I/O Register Summary	254
19.1 I/O Ports	
19.2 Interrupt Controller	262
19.3 Chip Select/Wait Controller	274
19.4 Clock Generator (CG)	278
19.5 DMA Controller (DMAC)	280
19.6 8-Bit Timers (TMRAs)	296
19.7 16-Bit Timer/Event Counters (TMRBs)	297
19.8 Serial I/O (SIO)	299
19.9 Serial Bus Interface (SBI)	302
19.10 A/D Converter (ADC)	
19.11 Watchdog Timer (WDT)	
19.12 Real-Time Clock (RTC)	304
20. I/O Port Equivalent-Circuit Diagrams	305
21. Notations, Precautions and Restrictions	308
21.1 Notations and Terms	
21.2 Precautions and Restrictions	308





1. Using Toshiba Semiconductors Safely

TOSHIBA are continually working to improve the quality and the reliability of their products.

Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

2. Safety Precautions

This section lists important precautions which users of semiconductor devices (and anyone else) should observe in order to avoid injury and damage to property, and to ensure safe and correct use of devices.

Please be sure that you understand the meanings of the labels and the graphic symbol described below before you move on to the detailed descriptions of the precautions.

[Explanation of labels]



Indicates an imminently hazardous situation which will result in death or serious injury if you do not follow instructions.



Indicates a potentially hazardous situation which could result in death or serious injury if you do not follow instructions.



Indicates a potentially hazardous situation which if not avoided, may result in minor injury or moderate injury.

[Explanation of graphic symbol]

Graphic symbol	Meaning
A	Indicates that caution is required (laser beam is dangerous to eyes).



2.1 General Precautions regarding Semiconductor Devices

ACAUTION

Do not use devices under conditions exceeding their absolute maximum ratings (e.g. current, voltage, power dissipation or temperature).

This may cause the device to break down, degrade its performance, or cause it to catch fire or explode resulting in injury.

Do not insert devices in the wrong orientation.

Make sure that the positive and negative terminals of power supplies are connected correctly. Otherwise the rated maximum current or power dissipation may be exceeded and the device may break down or undergo performance degradation, causing it to catch fire or explode and resulting in injury.

When power to a device is on, do not touch the device's heat sink.

Heat sinks become hot, so you may burn your hand.

Do not touch the tips of device leads.

Because some types of device have leads with pointed tips, you may prick your finger.

When conducting any kind of evaluation, inspection or testing, be sure to connect the testing equipment's electrodes or probes to the pins of the device under test before powering it on.

Otherwise, you may receive an electric shock causing injury.

Before grounding an item of measuring equipment or a soldering iron, check that there is no electrical leakage from it.

Electrical leakage may cause the device which you are testing or soldering to break down, or could give you an electric shock.

Always wear protective glasses when cutting the leads of a device with clippers or a similar tool.

If you do not, small bits of metal flying off the cut ends may damage your eyes.

2.2 Precautions Specific to Each Product Group

2.2.1 Optical semiconductor devices

A DANGER

When a visible semiconductor laser is operating, do not look directly into the laser beam or look through the optical system. This is highly likely to impair vision, and in the worst case may cause blindness.

If it is necessary to examine the laser apparatus, for example to inspect its optical characteristics, always wear the appropriate type of laser protective glasses as stipulated by IEC standard IEC825-1.

▲WARNING

Ensure that the current flowing in an LED device does not exceed the device's maximum rated current.

This is particularly important for resin-packaged LED devices, as excessive current may cause the package resin to blow up, scattering resin fragments and causing injury.

When testing the dielectric strength of a photocoupler, use testing equipment which can shut off the supply voltage to the photocoupler. If you detect a leakage current of more than 100 μ A, use the testing equipment to shut off the photocoupler's supply voltage; otherwise a large short-circuit current will flow continuously, and the device may break down or burst into flames, resulting in fire or injury.

When incorporating a visible semiconductor laser into a design, use the device's internal photodetector or a separate photodetector to stabilize the laser's radiant power so as to ensure that laser beams exceeding the laser's rated radiant power cannot be emitted.

If this stabilizing mechanism does not work and the rated radiant power is exceeded, the device may break down or the excessively powerful laser beams may cause injury.

2.2.2 Power devices

A DANGER

Never touch a power device while it is powered on. Also, after turning off a power device, do not touch it until it has thoroughly discharged all remaining electrical charge.

Touching a power device while it is powered on or still charged could cause a severe electric shock, resulting in death or serious injury.

When conducting any kind of evaluation, inspection or testing, be sure to connect the testing equipment's electrodes or probes to the device under test before powering it on.

When you have finished, discharge any electrical charge remaining in the device.

Connecting the electrodes or probes of testing equipment to a device while it is powered on may result in electric shock, causing injury.



AWARNING

Do not use devices under conditions which exceed their absolute maximum ratings (current, voltage, power dissipation, temperature etc.).

This may cause the device to break down, causing a large short-circuit current to flow, which may in turn cause it to catch fire or explode, resulting in fire or injury.

Use a unit which can detect short-circuit currents and which will shut off the power supply if a short-circuit occurs.

If the power supply is not shut off, a large short-circuit current will flow continuously, which may in turn cause the device to catch fire or explode, resulting in fire or injury.

When designing a case for enclosing your system, consider how best to protect the user from shrapnel in the event of the device catching fire or exploding.

Flying shrapnel can cause injury.

When conducting any kind of evaluation, inspection or testing, always use protective safety tools such as a cover for the device. Otherwise you may sustain injury caused by the device catching fire or exploding.

Make sure that all metal casings in your design are grounded to earth.

Even in modules where a device's electrodes and metal casing are insulated, capacitance in the module may cause the electrostatic potential in the casing to rise.

Dielectric breakdown may cause a high voltage to be applied to the casing, causing electric shock and injury to anyone touching it.

When designing the heat radiation and safety features of a system incorporating high-speed rectifiers, remember to take the device's forward and reverse losses into account.

The leakage current in these devices is greater than that in ordinary rectifiers; as a result, if a high-speed rectifier is used in an extreme environment (e.g. at high temperature or high voltage), its reverse loss may increase, causing thermal runaway to occur. This may in turn cause the device to explode and scatter shrapnel, resulting in injury to the user.

A design should ensure that, except when the main circuit of the device is active, reverse bias is applied to the device gate while electricity is conducted to control circuits, so that the main circuit will become inactive.

Malfunction of the device may cause serious accidents or injuries.

ACAUTION

When conducting any kind of evaluation, inspection or testing, either wear protective gloves or wait until the device has cooled properly before handling it.

Devices become hot when they are operated. Even after the power has been turned off, the device will retain residual heat which may cause a burn to anyone touching it.

2.2.3 Bipolar ICs (for use in automobiles)

ACAUTION

If your design includes an inductive load such as a motor coil, incorporate diodes or similar devices into the design to prevent negative current from flowing in.

The load current generated by powering the device on and off may cause it to function erratically or to break down, which could in turn cause injury.

Ensure that the power supply to any device which incorporates protective functions is stable.

If the power supply is unstable, the device may operate erratically, preventing the protective functions from working correctly. If protective functions fail, the device may break down causing injury to the user.

3. General Safety Precautions and Usage Considerations

This section is designed to help you gain a better understanding of semiconductor devices, so as to ensure the safety, quality and reliability of the devices which you incorporate into your designs.

3.1 From Incoming to Shipping

3.1.1 Electrostatic discharge (ESD)

When handling individual devices (which are not yet mounted on a printed circuit board), be sure that the environment is protected against electrostatic electricity. Operators should wear anti-static clothing, and containers and other objects which come into direct contact with devices should be made of anti-static materials and should be grounded to earth via an 0.5- to $1.0\text{-}\mathrm{M}\Omega$ protective resistor.



Please follow the precautions described below; this is particularly important for devices which are marked "Be careful of static.".

- (1) Work environment
- When humidity in the working environment decreases, the human body and other insulators can easily become charged with static electricity due to friction. Maintain the recommended humidity of 40% to 60% in the work environment, while also taking into account the fact that moisture-proof-packed products may absorb moisture after unpacking.
- Be sure that all equipment, jigs and tools in the working area are grounded to earth.
- Place a conductive mat over the floor of the work area, or take other appropriate measures, so that the floor surface is protected against static electricity and is grounded to earth. The surface resistivity should be 10^4 to 10^8 Ω /sq and the resistance between surface and ground, 7.5 \times 10^5 to 10^8 Ω
- Cover the workbench surface also with a conductive mat (with a surface resistivity of 10^4 to $10^8~\Omega/\text{sq}$, for a resistance between surface and ground of 7.5×10^5 to $10^8~\Omega)$. The purpose of this is to disperse static electricity on the surface (through resistive components) and ground it to earth. Workbench surfaces must not be constructed of low-resistance metallic materials that allow rapid static discharge when a charged device touches them directly.
- Pay attention to the following points when using automatic equipment in your workplace:
 - (a) When picking up ICs with a vacuum unit, use a conductive rubber fitting on the end of the pick-up wand to protect against electrostatic charge.
 - (b) Minimize friction on IC package surfaces. If some rubbing is unavoidable due to the device's mechanical structure, minimize the friction plane or use material with a small friction coefficient and low electrical resistance. Also, consider the use of an ionizer.
 - (c) In sections which come into contact with device lead terminals, use a material which dissipates static electricity.
 - (d) Ensure that no statically charged bodies (such as work clothes or the human body) touch the devices.



- (e) Make sure that sections of the tape carrier which come into contact with installation devices or other electrical machinery are made of a low-resistance material.
- (f) Make sure that jigs and tools used in the assembly process do not touch devices.
- (g) In processes in which packages may retain an electrostatic charge, use an ionizer to neutralize the ions.
- Make sure that CRT displays in the working area are protected against static charge, for example by a VDT filter. As much as possible, avoid turning displays on and off. Doing so can cause electrostatic induction in devices.
- Keep track of charged potential in the working area by taking periodic measurements.
- Ensure that work chairs are protected by an anti-static textile cover and are grounded to the floor surface by a grounding chain. (Suggested resistance between the seat surface and grounding chain is 7.5×10^5 to $10^{12}\Omega$.)
- Install anti-static mats on storage shelf surfaces. (Suggested surface resistivity is 10^4 to 10^8 Ω/sq ; suggested resistance between surface and ground is 7.5×10^5 to 10^8 Ω .)
- For transport and temporary storage of devices, use containers (boxes, jigs or bags) that are made of anti-static materials or materials which dissipate electrostatic charge.
- Make sure that cart surfaces which come into contact with device packaging are made of materials which will conduct static electricity, and verify that they are grounded to the floor surface via a grounding chain.
- In any location where the level of static electricity is to be closely controlled, the ground resistance level should be Class 3 or above. Use different ground wires for all items of equipment which may come into physical contact with devices.
- (2) Operating environment
- Operators must wear anti-static clothing and conductive shoes (or a leg or heel strap).




- \bullet Operators must wear a wrist strap grounded to earth via a resistor of about 1 M Ω .
- Soldering irons must be grounded from iron tip to earth, and must be used only at low voltages (6 V to 24 V).
- If the tweezers you use are likely to touch the device terminals, use anti-static tweezers and in particular avoid metallic tweezers. If a charged device touches a low-resistance tool, rapid discharge can occur. When using vacuum tweezers, attach a conductive chucking pat to the tip, and connect it to a dedicated ground used especially for anti-static purposes (suggested resistance value: 10^4 to 10^8 Ω).
- Do not place devices or their containers near sources of strong electrical fields (such as above a CRT).

- When storing printed circuit boards which have devices mounted on them, use a board container or bag that is protected against static charge. To avoid the occurrence of static charge or discharge due to friction, keep the boards separate from one other and do not stack them directly on top of one another.
- Ensure, if possible, that any articles (such as clipboards) which are brought to any location where the level of static electricity must be closely controlled are constructed of anti-static materials.
- In cases where the human body comes into direct contact with a device, be sure to wear antistatic finger covers or gloves (suggested resistance value: $10^8 \Omega$ or less).
- Equipment safety covers installed near devices should have resistance ratings of $10^9 \Omega$ or less.
- If a wrist strap cannot be used for some reason, and there is a possibility of imparting friction to devices, use an ionizer.
- The transport film used in TCP products is manufactured from materials in which static charges tend to build up. When using these products, install an ionizer to prevent the film from being charged with static electricity. Also, ensure that no static electricity will be applied to the product's copper foils by taking measures to prevent static occurring in the peripheral equipment.

3.1.2 Vibration, impact and stress

Handle devices and packaging materials with care. To avoid damage to devices, do not toss or drop packages. Ensure that devices are not subjected to mechanical vibration or shock during transportation. Ceramic package devices and devices in canister-type packages which have empty space inside them are subject to damage from vibration and shock because the bonding wires are secured only at their ends.



Plastic molded devices, on the other hand, have a relatively high level of resistance to vibration and mechanical shock because their bonding wires are enveloped and fixed in resin. However, when any device or package type is installed in target equipment, it is to some extent susceptible to wiring disconnections and other damage from vibration, shock and stressed solder junctions. Therefore when devices are incorporated into the design of equipment which will be subject to vibration, the structural design of the equipment must be thought out carefully.

If a device is subjected to especially strong vibration, mechanical shock or stress, the package or the chip itself may crack. In products such as CCDs which incorporate window glass, this could cause surface flaws in the glass or cause the connection between the glass and the ceramic to separate.


Furthermore, it is known that stress applied to a semiconductor device through the package changes the resistance characteristics of the chip because of piezoelectric effects. In analog circuit design attention must be paid to the problem of package stress as well as to the dangers of vibration and shock as described above.



3.2 Storage

3.2.1 General storage

- Avoid storage locations where devices will be exposed to moisture or direct sunlight.
- Follow the instructions printed on the device cartons regarding transportation and storage.
- The storage area temperature should be kept within a temperature range of 5°C to 35°C, and relative humidity should be maintained at between 45% and 75%.
- Do not store devices in the presence of harmful (especially corrosive) gases, or in dusty conditions.



- Use storage areas where there is minimal temperature fluctuation. Rapid temperature changes can cause moisture to form on stored devices, resulting in lead oxidation or corrosion. As a result, the solderability of the leads will be degraded.
- When repacking devices, use anti-static containers.
- Do not allow external forces or loads to be applied to devices while they are in storage.
- If devices have been stored for more than two years, their electrical characteristics should be tested and their leads should be tested for ease of soldering before they are used.

3.2.2 Moisture-proof packing

Moisture-proof packing should be handled with care. The handling procedure specified for each packing type should be followed scrupulously. If the proper procedures are not followed, the quality and reliability of devices may be degraded. This section describes general precautions for handling moisture-proof packing. Since the details may differ from device to device, refer also to the relevant individual datasheets or databook.



- (1) General precautions
 Follow the instructions printed on the device cartons regarding transportation and storage.
- Do not drop or toss device packing. The laminated aluminum material in it can be rendered ineffective by rough handling.
- The storage area temperature should be kept within a temperature range of 5°C to 30°C, and relative humidity should be maintained at 90% (max). Use devices within 12 months of the date marked on the package seal.



• If the 12-month storage period has expired, or if the 30% humidity indicator shown in Figure 1 is pink when the packing is opened, it may be advisable, depending on the device and packing type, to back the devices at high temperature to remove any moisture. Please refer to the table below. After the pack has been opened, use the devices in a 5°C to 30°C. 60% RH environment and within the effective usage period listed on the moisture-proof package. If the effective usage period has expired, or if the packing has been stored in a high-humidity environment, bake the devices at high temperature.

Packing	Moisture removal
Tray	If the packing bears the "Heatproof" marking or indicates the maximum temperature which it can withstand, bake at 125°C for 20 hours. (Some devices require a different procedure.)
Tube	Transfer devices to trays bearing the "Heatproof" marking or indicating the temperature which they can withstand, or to aluminum tubes before baking at 125°C for 20 hours.
Таре	Deviced packed on tape cannot be baked and must be used within the effective usage period after unpacking, as specified on the packing.

- When baking devices, protect the devices from static electricity.
- Moisture indicators can detect the approximate humidity level at a standard temperature of 25°C. 6-point indicators and 3-point indicators are currently in use, but eventually all indicators will be 3-point indicators.




Figure 1 Humidity indicator

3.3 Design

Care must be exercised in the design of electronic equipment to achieve the desired reliability. It is important not only to adhere to specifications concerning absolute maximum ratings and recommended operating conditions, it is also important to consider the overall environment in which equipment will be used, including factors such as the ambient temperature, transient noise and voltage and current surges, as well as mounting conditions which affect device reliability. This section describes some general precautions which you should observe when designing circuits and when mounting devices on printed circuit boards.


For more detailed information about each product family, refer to the relevant individual technical datasheets available from Toshiba.

3.3.1 Absolute maximum ratings

ACAUTION

Do not use devices under conditions in which their absolute maximum ratings (e.g. current, voltage, power dissipation or temperature) will be exceeded. A device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user.

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Although absolute maximum ratings differ from product to product, they essentially concern the voltage and current at each pin, the allowable power dissipation, and the junction and storage temperatures.



If the voltage or current on any pin exceeds the absolute maximum rating, the device's internal circuitry can become degraded. In the worst case, heat generated in internal circuitry can fuse wiring or cause the semiconductor chip to break down.

If storage or operating temperatures exceed rated values, the package seal can deteriorate or the wires can become disconnected due to the differences between the thermal expansion coefficients of the materials from which the device is constructed.

3.3.2 Recommended operating conditions

The recommended operating conditions for each device are those necessary to guarantee that the device will operate as specified in the datasheet.

If greater reliability is required, derate the device's absolute maximum ratings for voltage, current, power and temperature before using it.

3.3.3 Derating

When incorporating a device into your design, reduce its rated absolute maximum voltage, current, power dissipation and operating temperature in order to ensure high reliability. Since derating differs from application to application, refer to the technical datasheets available for the various devices used in your design.

3.3.4 Unused pins

If unused pins are left open, some devices can exhibit input instability problems, resulting in malfunctions such as abrupt increase in current flow. Similarly, if the unused output pins on a device are connected to the power supply pin, the ground pin or to other output pins, the IC may malfunction or break down.

Since the details regarding the handling of unused pins differ from device to device and from pin



to pin, please follow the instructions given in the relevant individual datasheets or databook.

CMOS logic IC inputs, for example, have extremely high impedance. If an input pin is left open, it can easily pick up extraneous noise and become unstable. In this case, if the input voltage level reaches an intermediate level, it is possible that both the P-channel and N-channel transistors will be turned on, allowing unwanted supply current to flow. Therefore, ensure that the unused input pins of a device are connected to the power supply (Vcc) pin or ground (GND) pin of the same device. For details of what to do with the pins of heat sinks, refer to the relevant technical datasheet and databook.

3.3.5 Latch-up

Latch-up is an abnormal condition inherent in CMOS devices, in which Vcc gets shorted to ground. This happens when a parasitic PN-PN junction (thyristor structure) internal to the CMOS chip is turned on, causing a large current of the order of several hundred mA or more to flow between Vcc and GND, eventually causing the device to break down.

Latch-up occurs when the input or output voltage exceeds the rated value, causing a large current to flow in the internal chip, or when the voltage on the Vcc (Vdd) pin exceeds its rated value, forcing the internal chip into a breakdown condition. Once the chip falls into the latch-up state, even though the excess voltage may have been applied only for an instant, the large current continues to flow between Vcc (Vdd) and GND (Vss). This causes the device to heat up and, in extreme cases, to emit gas fumes as well. To avoid this problem, observe the following precautions:

- (1) Do not allow voltage levels on the input and output pins either to rise above Vcc (Vdd) or to fall below GND (Vss). Also, follow any prescribed power-on sequence, so that power is applied gradually or in steps rather than abruptly.
- (2) Do not allow any abnormal noise signals to be applied to the device.
- (3) Set the voltage levels of unused input pins to Vcc (Vdd) or GND (Vss).
- (4) Do not connect output pins to one another.

3.3.6 Input/Output protection

Wired-AND configurations, in which outputs are connected together, cannot be used, since this short-circuits the outputs. Outputs should, of course, never be connected to Vcc (Vdd) or GND (Vss).

Furthermore, ICs with tri-state outputs can undergo performance degradation if a shorted output current is allowed to flow for an extended period of time. Therefore, when designing circuits, make sure that tri-state outputs will not be enabled simultaneously.

3.3.7 Load capacitance

Some devices display increased delay times if the load capacitance is large. Also, large charging and discharging currents will flow in the device, causing noise. Furthermore, since outputs are shorted for a relatively long time, wiring can become fused.

Consult the technical information for the device being used to determine the recommended load capacitance.

3.3.8 Thermal design

The failure rate of semiconductor devices is greatly increased as operating temperatures increase. As shown in Figure 2, the internal thermal stress on a device is the sum of the ambient temperature and the temperature rise due to power dissipation in the device. Therefore, to achieve optimum reliability, observe the following precautions concerning thermal design:

- (1) Keep the ambient temperature (Ta) as low as possible.
- (2) If the device's dynamic power dissipation is relatively large, select the most appropriate circuit board material, and consider the use of heat sinks or of forced air cooling. Such measures will help lower the thermal resistance of the package.
- (3) Derate the device's absolute maximum ratings to minimize thermal stress from power dissipation.

```
\thetaja = \thetajc + \thetaca
```

 θ ja = (Tj-Ta) / P

 $\theta jc = (Tj-Tc) / P$

 θ ca = (Tc-Ta) / P

in which θ ja = thermal resistance between junction and surrounding air (°C/W)

 θ jc = thermal resistance between junction and package surface, or internal thermal resistance (°C/W)

 θ ca = thermal resistance between package surface and surrounding air, or external thermal resistance (°C/W)

Tj = junction temperature or chip temperature (°C)

Tc = package surface temperature or case temperature (°C)

Ta = ambient temperature (°C)

P = power dissipation (W)




Figure 2 Thermal resistance of package

3.3.9 Interfacing

When connecting inputs and outputs between devices, make sure input voltage (VIL/VIH) and output voltage (VOL/VOH) levels are matched. Otherwise, the devices may malfunction. When connecting devices operating at different supply voltages, such as in a dual-power-supply system, be aware that erroneous power-on and power-off sequences can result in device breakdown. For details of how to interface particular devices, consult the relevant technical datasheets and databooks. If you have any questions or doubts about interfacing, contact your nearest Toshiba office or distributor.

3.3.10 Decoupling


Spike currents generated during switching can cause Vcc (Vdd) and GND (Vss) voltage levels to fluctuate, causing ringing in the output waveform or a delay in response speed. (The power supply and GND wiring impedance is normally 50 Ω to 100 Ω .) For this reason, the impedance of power supply lines with respect to high frequencies must be kept low. This can be accomplished by using thick and short wiring for the Vcc (Vdd) and GND (Vss) lines and by installing decoupling capacitors (of approximately 0.01 μF to 1 μF capacitance) as high-frequency filters between Vcc (Vdd) and GND (Vss) at strategic locations on the printed circuit board.

For low-frequency filtering, it is a good idea to install a 10- to 100- μ F capacitor on the printed circuit board (one capacitor will suffice). If the capacitance is excessively large, however, (e.g. several thousand μ F) latch-up can be a problem. Be sure to choose an appropriate capacitance value.

An important point about wiring is that, in the case of high-speed logic ICs, noise is caused mainly by reflection and crosstalk, or by the power supply impedance. Reflections cause increased signal delay, ringing, overshoot and undershoot, thereby reducing the device's safety margins with respect to noise. To prevent reflections, reduce the wiring length by increasing the device mounting density so as to lower the inductance (L) and capacitance (C) in the wiring. Extreme care must be taken, however, when taking this corrective measure, since it tends to cause crosstalk between the wires. In practice, there must be a trade-off between these two factors.

3.3.11 External noise

Printed circuit boards with long I/O or signal pattern lines are vulnerable to induced noise or surges from outside sources. Consequently, malfunctions or breakdowns can result from overcurrent or overvoltage, depending on the types of device used. To protect against noise, lower the impedance of the pattern line or insert a noise-canceling circuit. Protective measures must also be taken against surges.



For details of the appropriate protective measures for a particular device, consult the relevant databook.

3.3.12 Electromagnetic interference

Widespread use of electrical and electronic equipment in recent years has brought with it radio and TV reception problems due to electromagnetic interference. To use the radio spectrum effectively and to maintain radio communications quality, each country has formulated regulations limiting the amount of electromagnetic interference which can be generated by individual products.

Electromagnetic interference includes conduction noise propagated through power supply and telephone lines, and noise from direct electromagnetic waves radiated by equipment. Different measurement methods and corrective measures are used to assess and counteract each specific type of noise.

Difficulties in controlling electromagnetic interference derive from the fact that there is no method available which allows designers to calculate, at the design stage, the strength of the electromagnetic waves which will emanate from each component in a piece of equipment. For this reason, it is only after the prototype equipment has been completed that the designer can take measurements using a dedicated instrument to determine the strength of electromagnetic interference waves. Yet it is possible during system design to incorporate some measures for the



prevention of electromagnetic interference, which can facilitate taking corrective measures once the design has been completed. These include installing shields and noise filters, and increasing the thickness of the power supply wiring patterns on the printed circuit board. One effective method, for example, is to devise several shielding options during design, and then select the most suitable shielding method based on the results of measurements taken after the prototype has been completed.

3.3.13 Peripheral circuits

In most cases semiconductor devices are used with peripheral circuits and components. The input and output signal voltages and currents in these circuits must be chosen to match the semiconductor device's specifications. The following factors must be taken into account.

- (1) Inappropriate voltages or currents applied to a device's input pins may cause it to operate erratically. Some devices contain pull-up or pull-down resistors. When designing your system, remember to take the effect of this on the voltage and current levels into account.
- (2) The output pins on a device have a predetermined external circuit drive capability. If this drive capability is greater than that required, either incorporate a compensating circuit into your design or carefully select suitable components for use in external circuits.

3.3.14 Safety standards

Each country has safety standards which must be observed. These safety standards include requirements for quality assurance systems and design of device insulation. Such requirements must be fully taken into account to ensure that your design conforms to the applicable safety standards.

Other precautions 3.3.15

- (1) When designing a system, be sure to incorporate fail-safe and other appropriate measures according to the intended purpose of your system. Also, be sure to debug your system under actual board-mounted conditions.
- (2) If a plastic-package device is placed in a strong electric field, surface leakage may occur due to the charge-up phenomenon, resulting in device malfunction. In such cases take appropriate measures to prevent this problem, for example by protecting the package surface with a conductive shield.
- (3) With some microcomputers and MOS memory devices, caution is required when powering on or resetting the device. To ensure that your design does not violate device specifications, consult the relevant databook for each constituent device.
- (4) Ensure that no conductive material or object (such as a metal pin) can drop onto and short the leads of a device mounted on a printed circuit board.

3.4 Inspection, Testing and Evaluation

3.4.1 Grounding



Ground all measuring instruments, jigs, tools and soldering irons to earth. **ACAUTION** Electrical leakage may cause a device to break down or may result in electric shock.

3.4.2 Inspection Sequence

▲CAUTION

- ① Do not insert devices in the wrong orientation. Make sure that the positive and negative electrodes of the power supply are correctly connected. Otherwise, the rated maximum current or maximum power dissipation may be exceeded and the device may break down or undergo performance degradation, causing it to catch fire or explode, resulting in injury to the user.
- ② When conducting any kind of evaluation, inspection or testing using AC power with a peak voltage of 42.4 V or DC power exceeding 60 V, be sure to connect the electrodes or probes of the testing equipment to the device under test before powering it on. Connecting the electrodes or probes of testing equipment to a device while it is powered on may result in electric shock, causing injury.
- (1) Apply voltage to the test jig only after inserting the device securely into it. When applying or removing power, observe the relevant precautions, if any.
- (2) Make sure that the voltage applied to the device is off before removing the device from the test jig. Otherwise, the device may undergo performance degradation or be destroyed.
- (3) Make sure that no surge voltages from the measuring equipment are applied to the device.
- (4) The chips housed in tape carrier packages (TCPs) are bare chips and are therefore exposed. During inspection take care not to crack the chip or cause any flaws in it. Electrical contact may also cause a chip to become faulty. Therefore make sure that nothing comes into electrical contact with the chip.

3.5 Mounting

There are essentially two main types of semiconductor device package: lead insertion and surface mount. During mounting on printed circuit boards, devices can become contaminated by flux or damaged by thermal stress from the soldering process. With surface-mount devices in particular, the most significant problem is thermal stress from solder reflow, when the entire package is subjected to heat. This section describes a recommended temperature profile for each mounting method, as well as general precautions which you should take when mounting devices on printed circuit boards. Note, however, that even for devices with the same package type, the appropriate mounting method varies according to the size of the chip and the size and shape of the lead frame. Therefore, please consult the relevant technical datasheet and databook.

3.5.1 Lead forming



- ① Always wear protective glasses when cutting the leads of a device with clippers or a similar tool. If you do not, small bits of metal flying off the cut ends may damage your eyes.
- ② Do not touch the tips of device leads. Because some types of device have leads with pointed tips, you may prick your finger.

Semiconductor devices must undergo a process in which the leads are cut and formed before the devices can be mounted on a printed circuit board. If undue stress is applied to the interior of a device during this process, mechanical breakdown or performance degradation can result. This is attributable primarily to differences between the stress on the device's external leads and the stress on the internal leads. If the relative difference is great enough, the device's internal leads, adhesive properties or sealant can be damaged. Observe these precautions during the lead-forming process (this does not apply to surface-mount devices):



- (1) Lead insertion hole intervals on the printed circuit board should match the lead pitch of the device precisely.
- (2) If lead insertion hole intervals on the printed circuit board do not precisely match the lead pitch of the device, do not attempt to forcibly insert devices by pressing on them or by pulling on their leads.
- (3) For the minimum clearance specification between a device and a printed circuit board, refer to the relevant device's datasheet and databook. If necessary, achieve the required clearance by forming the device's leads appropriately. Do not use the spacers which are used to raise devices above the surface of the printed circuit board during soldering to achieve clearance. These spacers normally continue to expand due to heat, even after the solder has begun to solidify; this applies severe stress to the device.
- (4) Observe the following precautions when forming the leads of a device prior to mounting.
- Use a tool or jig to secure the lead at its base (where the lead meets the device package) while bending so as to avoid mechanical stress to the device. Also avoid bending or stretching device leads repeatedly.
- Be careful not to damage the lead during lead forming.
- Follow any other precautions described in the individual datasheets and databooks for each device and package type.

3.5.2 Socket mounting

- (1) When socket mounting devices on a printed circuit board, use sockets which match the inserted device's package.
- (2) Use sockets whose contacts have the appropriate contact pressure. If the contact pressure is insufficient, the socket may not make a perfect contact when the device is repeatedly inserted and removed; if the pressure is excessively high, the device leads may be bent or damaged when they are inserted into or removed from the socket.
- (3) When soldering sockets to the printed circuit board, use sockets whose construction prevents flux from penetrating into the contacts or which allows flux to be completely cleaned off.
- (4) Make sure the coating agent applied to the printed circuit board for moisture-proofing purposes does not stick to the socket contacts.
- (5) If the device leads are severely bent by a socket as it is inserted or removed and you wish to repair the leads so as to continue using the device, make sure that this lead correction is only performed once. Do not use devices whose leads have been corrected more than once.
- (6) If the printed circuit board with the devices mounted on it will be subjected to vibration from external sources, use sockets which have a strong contact pressure so as to prevent the sockets and devices from vibrating relative to one another.

3.5.3 Soldering temperature profile

The soldering temperature and heating time vary from device to device. Therefore, when specifying the mounting conditions, refer to the individual datasheets and databooks for the devices used.



(1) Using a soldering iron

Complete soldering within ten seconds for lead temperatures of up to 260°C, or within three seconds for lead temperatures of up to 350°C.

- (2) Using medium infrared ray reflow
- Heating top and bottom with long or medium infrared rays is recommended (see Figure 3).




Figure 3 Heating top and bottom with long or medium infrared rays

- Complete the infrared ray reflow process within 30 seconds at a package surface temperature of between 210°C and 240°C.
- Refer to Figure 4 for an example of a good temperature profile for infrared or hot air reflow.




Figure 4 Sample temperature profile for infrared or hot air reflow

- (3) Using hot air reflow
- Complete hot air reflow within 30 seconds at a package surface temperature of between 210°C and 240°C.
- For an example of a recommended temperature profile, refer to Figure 4 above.
- (4) Using solder flow
- Apply preheating for 60 to 120 seconds at a temperature of 150°C.
- For lead insertion-type packages, complete solder flow within 10 seconds with the temperature at the stopper (or, if there is no stopper, at a location more than 1.5 mm from the body) which does not exceed 260°C.
- For surface-mount packages, complete soldering within 5 seconds at a temperature of 250°C or

less in order to prevent thermal stress in the device.

• Figure 5 shows an example of a recommended temperature profile for surface-mount packages using solder flow.




Figure 5 Sample temperature profile for solder flow

3.5.4 Flux cleaning and ultrasonic cleaning

- (1) When cleaning circuit boards to remove flux, make sure that no residual reactive ions such as Na or Cl remain. Note that organic solvents react with water to generate hydrogen chloride and other corrosive gases which can degrade device performance.
- (2) Washing devices with water will not cause any problems. However, make sure that no reactive ions such as sodium and chlorine are left as a residue. Also, be sure to dry devices sufficiently after washing.
- (3) Do not rub device markings with a brush or with your hand during cleaning or while the devices are still wet from the cleaning agent. Doing so can rub off the markings.
- (4) The dip cleaning, shower cleaning and steam cleaning processes all involve the chemical action of a solvent. Use only recommended solvents for these cleaning methods. When immersing devices in a solvent or steam bath, make sure that the temperature of the liquid is 50°C or below, and that the circuit board is removed from the bath within one minute.
- (5) Ultrasonic cleaning should not be used with hermetically-sealed ceramic packages such as a leadless chip carrier (LCC), pin grid array (PGA) or charge-coupled device (CCD), because the bonding wires can become disconnected due to resonance during the cleaning process. Even if a device package allows ultrasonic cleaning, limit the duration of ultrasonic cleaning to as short a time as possible, since long hours of ultrasonic cleaning degrade the adhesion between the mold resin and the frame material. The following ultrasonic cleaning conditions are recommended:

Frequency: 27 kHz ~ 29 kHz

Ultrasonic output power: 300 W or less (0.25 W/cm² or less)

Cleaning time: 30 seconds or less

Suspend the circuit board in the solvent bath during ultrasonic cleaning in such a way that the ultrasonic vibrator does not come into direct contact with the circuit board or the device.



3.5.5 No cleaning

If analog devices or high-speed devices are used without being cleaned, flux residues may cause minute amounts of leakage between pins. Similarly, dew condensation, which occurs in environments containing residual chlorine when power to the device is on, may cause between-lead leakage or migration. Therefore, Toshiba recommends that these devices be cleaned. However, if the flux used contains only a small amount of halogen (0.05W% or less), the devices may be used without cleaning without any problems.

3.5.6 Mounting tape carrier packages (TCPs)

- (1) When tape carrier packages (TCPs) are mounted, measures must be taken to prevent electrostatic breakdown of the devices.
- (2) If devices are being picked up from tape, or outer lead bonding (OLB) mounting is being carried out, consult the manufacturer of the insertion machine which is being used, in order to establish the optimum mounting conditions in advance and to avoid any possible hazards.
- (3) The base film, which is made of polyimide, is hard and thin. Be careful not to cut or scratch your hands or any objects while handling the tape.
- (4) When punching tape, try not to scatter broken pieces of tape too much.
- (5) Treat the extra film, reels and spacers left after punching as industrial waste, taking care not to destroy or pollute the environment.
- (6) Chips housed in tape carrier packages (TCPs) are bare chips and therefore have their reverse side exposed. To ensure that the chip will not be cracked during mounting, ensure that no mechanical shock is applied to the reverse side of the chip. Electrical contact may also cause a chip to fail. Therefore, when mounting devices, make sure that nothing comes into electrical contact with the reverse side of the chip.
 If your design requires connecting the reverse side of the chip to the circuit board, please consult Toshiba or a Toshiba distributor beforehand.

3.5.7 Mounting chips

Devices delivered in chip form tend to degrade or break under external forces much more easily than plastic-packaged devices. Therefore, caution is required when handling this type of device.


- (1) Mount devices in a properly prepared environment so that chip surfaces will not be exposed to polluted ambient air or other polluted substances.
- (2) When handling chips, be careful not to expose them to static electricity. In particular, measures must be taken to prevent static damage during the mounting of chips. With this in mind, Toshiba recommend mounting all peripheral parts first and then mounting chips last (after all other components have been mounted).
- (3) Make sure that PCBs (or any other kind of circuit board) on which chips are being mounted do not have any chemical residues on them (such as the chemicals which were used for etching the PCBs).
- (4) When mounting chips on a board, use the method of assembly that is most suitable for maintaining the appropriate electrical, thermal and mechanical properties of the semiconductor devices used.
 - * For details of devices in chip form, refer to the relevant device's individual datasheets.

3.5.8 Circuit board coating

When devices are to be used in equipment requiring a high degree of reliability or in extreme environments (where moisture, corrosive gas or dust is present), circuit boards may be coated for protection. However, before doing so, you must carefully consider the possible stress and contamination effects that may result and then choose the coating resin which results in the minimum level of stress to the device.

3.5.9 Heat sinks

- (1) When attaching a heat sink to a device, be careful not to apply excessive force to the device in the process.
- (2) When attaching a device to a heat sink by fixing it at two or more locations, evenly tighten all the screws in stages (i.e. do not fully tighten one screw while the rest are still only loosely tightened). Finally, fully tighten all the screws up to the specified torque.
- (3) Drill holes for screws in the heat sink exactly as specified. Smooth the surface by removing burrs and protrusions or indentations which might interfere with the installation of any part of the device.
- (4) A coating of silicone compound can be applied between the heat sink and the device to improve heat conductivity. Be sure to apply the coating thinly and evenly; do not use too much. Also, be sure to use a non-volatile compound, as volatile compounds can crack after a time, causing the heat radiation properties of the heat sink to deteriorate.



- (5) If the device is housed in a plastic package, use caution when selecting the type of silicone compound to be applied between the heat sink and the device. With some types, the base oil separates and penetrates the plastic package, significantly reducing the useful life of the device
 - Two recommended silicone compounds in which base oil separation is not a problem are YG6260 from Toshiba Silicone.
- (6) Heat-sink-equipped devices can become very hot during operation. Do not touch them, or you may sustain a burn.

3.5.10 Tightening torque

- (1) Make sure the screws are tightened with fastening torques not exceeding the torque values stipulated in individual datasheets and databooks for the devices used.
- (2) Do not allow a power screwdriver (electrical or air-driven) to touch devices.

3.5.11 Repeated device mounting and usage

Do not remount or re-use devices which fall into the categories listed below; these devices may cause significant problems relating to performance and reliability.

- (1) Devices which have been removed from the board after soldering
- (2) Devices which have been inserted in the wrong orientation or which have had reverse current applied
- (3) Devices which have undergone lead forming more than once



3.6 Protecting Devices in the Field

3.6.1 Temperature

Semiconductor devices are generally more sensitive to temperature than are other electronic components. The various electrical characteristics of a semiconductor device are dependent on the ambient temperature at which the device is used. It is therefore necessary to understand the temperature characteristics of a device and to incorporate device derating into circuit design. Note also that if a device is used above its maximum temperature rating, device deterioration is more rapid and it will reach the end of its usable life sooner than expected.

3.6.2 Humidity

Resin-molded devices are sometimes improperly sealed. When these devices are used for an extended period of time in a high-humidity environment, moisture can penetrate into the device and cause chip degradation or malfunction. Furthermore, when devices are mounted on a regular printed circuit board, the impedance between wiring components can decrease under high-humidity conditions. In systems which require a high signal-source impedance, circuit board leakage or leakage between device lead pins can cause malfunctions. The application of a moisture-proof treatment to the device surface should be considered in this case. On the other hand, operation under low-humidity conditions can damage a device due to the occurrence of electrostatic discharge. Unless damp-proofing measures have been specifically taken, use devices only in environments with appropriate ambient moisture levels (i.e. within a relative humidity range of 40% to 60%).

3.6.3 Corrosive gases

Corrosive gases can cause chemical reactions in devices, degrading device characteristics. For example, sulphur-bearing corrosive gases emanating from rubber placed near a device (accompanied by condensation under high-humidity conditions) can corrode a device's leads. The resulting chemical reaction between leads forms foreign particles which can cause electrical leakage.

3.6.4 Radioactive and cosmic rays

Most industrial and consumer semiconductor devices are not designed with protection against radioactive and cosmic rays. Devices used in aerospace equipment or in radioactive environments must therefore be shielded.

3.6.5 Strong electrical and magnetic fields

Devices exposed to strong magnetic fields can undergo a polarization phenomenon in their plastic material, or within the chip, which gives rise to abnormal symptoms such as impedance changes or increased leakage current. Failures have been reported in LSIs mounted near malfunctioning deflection yokes in TV sets. In such cases the device's installation location must be changed or the device must be shielded against the electrical or magnetic field. Shielding against magnetism is especially necessary for devices used in an alternating magnetic field because of the electromotive forces generated in this type of environment.



3.6.6 Interference from light (ultraviolet rays, sunlight, fluorescent lamps and incandescent lamps)

Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases the device can malfunction. This is especially true for devices in which the internal chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. This problem is not limited to optical semiconductors and EPROMs. All types of device can be affected by light.

3.6.7 Dust and oil

Just like corrosive gases, dust and oil can cause chemical reactions in devices, which will adversely affect a device's electrical characteristics. To avoid this problem, do not use devices in dusty or oily environments. This is especially important for optical devices because dust and oil can affect a device's optical characteristics as well as its physical integrity and the electrical performance factors mentioned above.

3.6.8 Fire

Semiconductor devices are combustible; they can emit smoke and catch fire if heated sufficiently. When this happens, some devices may generate poisonous gases. Devices should therefore never be used in close proximity to an open flame or a heat-generating body, or near flammable or combustible materials.

3.7 Disposal of Devices and Packing Materials

When discarding unused devices and packing materials, follow all procedures specified by local regulations in order to protect the environment against contamination.

4. Precautions and Usage Considerations Specific to Each Product Group

This section describes matters specific to each product group which need to be taken into consideration when using devices. If the same item is described in Sections 3 and 4, the description in Section 4 takes precedence.

4.1 Microcontrollers

4.1.1 Design

(1) Using resonators which are not specifically recommended for use

Resonators recommended for use with Toshiba products in microcontroller oscillator applications are listed in Toshiba databooks along with information about oscillation conditions. If you use a resonator not included in this list, please consult Toshiba or the resonator manufacturer concerning the suitability of the device for your application.

(2) Undefined functions

In some microcontrollers certain instruction code values do not constitute valid processor instructions. Also, it is possible that the values of bits in registers will become undefined. Take care in your applications not to use invalid instructions or to let register bit values become undefined.

(3) Scratch and puncture wounds by the point of a probe

The tips of probes and adaptors used in development tools are individually designed to be compatible with particular devices. Probes for some devices have sharp points. When you handle them bare-handed, take care not to suffer a scratch or puncture wound.

4.1.2 Reliability predictions for microcontroller devices

For microcontroller devices, the following junction temperature range is used for reliability predictions:

$$T_i = 0^{\circ}C \sim 85^{\circ}C$$

An estimation of the chip junction temperature, Tj, can be obtained from the equation:

where:

Ta = ambient temperature (°C)

The assumption is that the ambient temperature is not affected by any heat transfers from the device.

Q = chip's average power dissipation (W)

⇒ja = package thermal resistance (°C/W)

Note 1: If you use a microcontroller device outside the 0 to 85°C range for long periods of time, contact your nearest Toshiba office or authorized Toshiba dealer.

Note 2: For the ⇒ja value, contact your nearest Toshiba office or authorized Toshiba dealer.



TOSHIBA

TMP1941AF

TOSHIBA CORPORATION



32-Bit RISC Microprocessor TX19 Family TMP1941AF

Features

The TX19 is a family of high-performance 32-bit microprocessors that offers the speed of a 32-bit RISC solution with the added advantage of a significantly reduced code size of a 16-bit architecture. The instruction set of the TX19 includes as a subset the 32-bit instructions of the TX39, which is based on the MIPS R3000ATM architecture. Additionally, the TX19 supports the MIPS16 Application-Specific Extensions (ASE) for improved code density.

The TMP1941 is built on a TX19 core processor and a selection of intelligent peripherals. The TMP1941 is suitable for low-voltage, low-power applications.

Features of the TMP1941 include the following:

(1) TX19 core processor

- 1) Two instruction set architecture (ISA) modes: 16-bit ISA for code density and 32-bit ISA for speed
 - The 16-bit ISA is object-code compatible with the code-efficient MIPS16 ASE.
 - The 32-bit ISA is object-code compatible with the high-performance TX39 family.
- 2) Combines high performance with low power consumption.
 - High performance
 - Single clock cycle execution for most instructions
 - 3-operand computational instructions for high instruction throughput
 - 5-stage pipeline
 - On-chip high-speed memory
 - DSP function: Executes 32-bit x 32-bit multiplier operations with a 64-bit accumulation in a single clock cycle.
 - Low power consumption
 - Optimized design using a low-power cell library
 - Programmable standby modes in which processor clocks are stopped
- 3) Fast interrupt response suitable for real-time control
 - Distinct starting locations for each interrupt service routine
 - Automatically generated vectors for each interrupt source
 - Automatic updates of the interrupt mask level

980508EBA

- TOSHIBA continually is working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed
 by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result
 from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA
 CORPORATION or others.



Purchase of TOSHIBA I^2C components conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.



- (2) 10-Kbyte on-chip RAM No on-chip ROM
- (3) External memory expansion
 - 16-Mbyte off-chip address space for code and data
 - External bus interface with dynamic bus sizing for 8-bit and 16-bit data ports
- (4) 4-channel DMA controller
 - Interrupt- or software-triggered
- (5) 4-channel 8-bit timer
- (6) 4-channel 16-bit timer
- (7) 1-channel real-time counter (RTC)
- (8) 4-channel general-purpose serial interface

Two channels support both UART and synchronous transfer modes and the other two channels are solely for UART.

(9) 1-channel serial bus interface

Either I²C bus mode or clock-synchronous mode can be selected.

(10) 8-channel 10-bit A/D converter (with internal sample/hold)

Conversion time: 8.6 µs @40 MHz

- (11) Watchdog timer
- (12) 4-channel chip select/wait controller
- (13) Interrupt sources

• 4 CPU interrupts: software interrupt instruction

• 32 internal interrupts: 7 priority levels, with the exception of the watchdog timer interrupt

• 11 external interrupts: 7 priority levels, with the exception of the NMI interrupt

- (14) 46-pin input/output ports
- (15) Four standby modes
 - IDLE (HALT, DOZE), SLEEP, STOP
- (16) Dual clocks
 - Clock for low-power operation: Low-speed clock (32.768 kHz)
 - RTC clock: Low-speed clock (32.768 kHz)
- (17) Clock generator
 - On-chip PLL (x4)
 - Clock gear: Divides the operating speed of the CPU by 1/2, 1/4 or 1/8
- (18) Little-endian

Higher address	31	24	23	16	15	8	7	0	Word address
↑	11		1	0	!	9	8		8
	7		(6	;	5	4		4
Lower address	3		2	2		1	0		0

- Byte 0 is the lowest-order byte (bits 7-0).
- The address of a word data item is the address of its lowest-order byte (byte 0).



- (19) Operating voltage range: 2.7 to 3.6 V
- (20) Operating frequency
 - $40 \text{ MHz} (\text{Vcc} \ge 3.0 \text{ V})$
 - $28 \text{ MHz (Vcc} \ge 2.7 \text{ V)}$
- (21) Package
 - 100-pin QFP (14 x 14 x 1.4 (t) mm, 0.5-mm pitch)




Figure 1.1 TMP1941AF Block Diagram



2. Signal Descriptions

This section contains pin assignments for the TMP1941AF as well as brief descriptions of the TMP1941AF input and output signals.

2.1 Pin Assignment

The following illustrates the TMP1941AF pin assignment.




Figure 2.1 100-Pin LQFP Pin Assignment



2.2 Pin Usage Information

Table 2.1 lists the input and output pins of the TMP1941AF, including alternate pin names and functions for multi-function pins.

Table 2.1 Pin Names and Functions

Pin Name	# of Pins	Туре	Function
AD0-AD7	8	Input/output	Address (Lower): Bits 0-7 of the address/data bus
AD8-AD15	8	Input/output	Address/Data (Upper): Bits 8-15 of the address/data bus
A8-A15		Output	Address: Bits 8-15 of the address bus
A0-A7	8	Output	Address: Bits 0-7 of the address bus
A16-A23		Output	Address: Bits 16-23 of the address bus
RD	1	Output	Read Strobe: Asserted during a read operation from an external memory device
WR	1	Output	Write Strobe: Asserted during a write operation on D0-D7
HWR	1	Output	Higher Write Strobe: Asserted during a write operation on D8-D15
WAIT	1	Input	Wait: Causes the CPU to suspend external bus activity
BUSRQ	1	Input	Bus Request: Asserted by an external bus master to request bus mastership
BUSAK	1	Output	Bus Acknowledge: Indicates that the CPU has relinquished the bus in response to BUSRQ.
R/W	1	Output	Read/Write: Indicates the direction of data transfer on the bus: 1 = read or dummy cycle, 0 = write cycle
P37	1	Input/output	Port 37: Programmable as input or output (with internal pull-up resister)
DSU		Input	DSU Enable: If this pin is sampled low at the rising edge of RESET, the TMP1941AF enters DSU mode for software debugging using an external real-time debug system. If this pin is sampled as high at the rising edge of RESET, the TMP1941AF enters NORMAL mode.
P40	1	Input/output	Port 40: Programmable as input or output (with internal pull-up resister)
CS0		Output	Chip Select 0: Asserted low to enable external devices at programmed addresses
P41	1	Input/output	Port 41: Programmable as input or output (with internal pull-up resister)
CS1		Output	Chip Select 1: Asserted low to enable external devices at programmed addresses
P42	1	Input/output	Port 42: Programmable as input or output (with internal pull-up resister)
CS2		Output	Chip Select 2: Asserted low to enable external devices at programmed addresses
P43	1	Input/output	Port 43: Programmable as input or output (with internal pull-up resister)
CS3		Output	Chip Select 3: Asserted low to enable external devices at programmed addresses
P44	1	Input/output	Port 44: Programmable as input or output
SCOUT		Output	System Clock Output: Drives out a clock signal at the same frequency as the CPU clock (high-speed or low-speed)
P50-P57	8	Input	Port 5: Input-only
AN0–AN7		Input	Analog Input: Input to the on-chip A/D Converter
ADTRG		Input	A/D Trigger: Starts an A/D conversion (multiplexed with P53)
P70	1	Input/output	Port 70: Programmable as input or output
TAOIN		Input	8-Bit Timer 0 Input: Input to Timer 0
TXD3		Output	Serial Transmit Data 3: Programmable as a push-pull or open-drain output
P71	1	Input/output	Port 71: Programmable as input or output
TA1OUT		Output	8-Bit Timer 1 Output: Output from either Timer 0 or Timer 1
RXD3		Input	Serial Receive Data 3
P72	1	Input/output	Port 72: Programmable as input or output
TA2IN		Input	8-Bit Timer 2 Input: Input to Timer 2
TXD4		Output	Serial Transmit Data 4: Programmable as a push-pull or open-drain output
P73	1	Input/output	Port 73: Programmable as input or output
TA3OUT		Output	8-Bit Timer 3 Output: Output from either Timer 2 or Timer 3
RXD4		Input	Serial Receive Data 4
P74	1	Input/output	Port 74: Programmable as input or output
TB0IN0		Input	16-Bit Timer 0 Input 0: Count/capture trigger input to 16-bit Timer 0
INT5		Input	Interrupt Request 5: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive



Pin Name	# of Pins	Туре	Function
P75	1	Input/output	Port 75: Programmable as input or output
TB0IN1		Input	16-Bit Timer 0 Input 1: Capture trigger input to 16-bit Timer 0
INT6		Input	Interrupt Request 6: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive
P76	1	Input/output	Port 76: Programmable as input or output
TB0OUT		Output	16-Bit Timer 0 Output: Output from 16-bit Timer 0
P77	1	Input/output	Port 77: Programmable as input or output
INT0		Input	Interrupt Request 0: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive
P80	1	Input/output	Port 80: Programmable as input or output
TB1IN0		Input	16-Bit Timer 1 Input 0: Count/capture trigger input to 16-bit Timer 1
INT7		Input	Interrupt Request 7: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive
P81	1	Input/output	Port 81: Programmable as input or output
TB1IN1		Input	16-Bit Timer 1 Input 1: Capture trigger input to 16-bit Timer 1
INT8		Input	Interrupt Request 8: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive
P82	1	Input/output	Port 82: Programmable as input or output
TB1OUT		Output	16-Bit Timer 1 Output: Output from 16-bit Timer 1
P83	1	Input/output	Port 83: Programmable as input or output
TB2IN0		Input	16-Bit Timer 2 Input 0: Count/capture trigger input to 16-bit Timer 2
INT9		Input	Interrupt Request 9: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive
P84	1	Input/output	Port 84: Programmable as input or output
TB2IN1		Input	16-Bit Timer 2 Input 1: Capture trigger input to 16-bit Timer 2
INTA		Input	Interrupt Request A: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive
P85	1	Input/output	Port 85: Programmable as input or output
TB2OUT		Output	16-Bit Timer 2 Output: Output from 16-bit Timer 2
P86	1	Input/output	Port 86: Programmable as input or output
TB3OUT		Output	16-Bit Timer 3 Output: Output from 16-bit Timer 3
P87	1	Input/output	Port 87: Programmable as input or output
			This pin is used to select the operating mode during reset. This pin should be pulled down to a logic 0 during a reset sequence.
P90	1	Input/output	Port 90: Programmable as input or output
TXD0		Output	Serial Transmit Data 0: Programmable as a push-pull or open-drain output
P91	1	Input/output	Port 91: Programmable as input or output
RXD0		Input	Serial Receive Data 0
P92	1		Port 92: Programmable as input or output
SCLK0 CTS0		Input/output Input	Serial Clock Input/Output 0 Serial Clear-to-Send 0
P93	1	Input/output	Port 93: Programmable as input or output
TXD1	ı	Output	Start Serial Transmit Data 1: Programmable as a push-pull or open-drain output
P94	1	Input/output	Port 94: Programmable as input or output
RXD1	•	Input	Serial Receive Data 1
P95	1	Input/output	Port 95: Programmable as input or output
SCLK1		Input/output	Serial Clock Input/Output 1
CTS1		Input	Serial Clear-to-Send 1
P96	1	Input/output	Port 96: Programmable as input or open-drain output
XT1		Input	Connection pin for a low-speed crystal
P97	1	Input/output	Port 97: Programmable as input or open-drain output
XT2		Output	Connection pin for a low-speed crystal
PA0-PA3	4	Input/output	Ports A0–A3: Individually programmable as input or output
INT1-INT4		Input	Interrupt Request 1–4: Individually programmable to be high-level, low-level, rising-
DA 4		Innet / t	edge or falling-edge sensitive
PA4	1	Input/output	Port A4: Programmable as input or output
PA5	1	Input/output	Port A5: Programmable as input or output
SCK		Input/output	Clock input/output pin when the Serial Bus Interface is in SIO mode



Pin Name	# of Pins	Туре	Function
PA6 SO SDA	1	Input/output Output Input/output	Port A6: Programmable as input or output Data transmit pin when the Serial Bus Interface is in SIO mode Data transmit/receive pin when the Serial Bus Interface is in I ² C mode; programmable as a push-pull or open-drain output
PA7 SI SCL	1	Input/output Input Input/output	Port A7: Programmable as input or output Data receive pin when the Serial Bus Interface is in SIO mode Clock input/output pin when the Serial Bus Interface is in I ² C mode; as an output, programmable as a push-pull or open-drain output
ALE	1	Output	Address Latch Enable (This signal is driven out only when external memory is accessed.)
NMI	1	Input	Nonmaskable Interrupt Request: Causes an NMI interrupt on the falling edge
AM1	1	Input	AM1 should be tied to logic 0.
AM0	1	Input	AM0 should be tied to logic 0 when configuring a 16-bit or mixed 8-/16-bit bus. AM0 should be tied to logic 1 when configuring a 8-bit bus.
TEST	1	Input	Test pin: This pin should be left open or tied to ground.
PLLOFF	1	Input	This pin should be tied to logic 1 when the frequency multiplied clock from the PLL is used; otherwise, it should be tied to logic 0.
RESET	1	Input	Reset (with internal pull-up resister): Initializes the whole TMP1941AF.
VREFH	1	Input	Input pin for high reference voltage for the A/D Converter. This pin should be connected to the AVCC pin when the A/D Converter is not used.
VREFL	1	Input	Input pin for low reference voltage for the A/D Converter. This pin should be connected to the AVSS pin when the A/D Converter is not used.
AVCC	1	_	Power supply pin for the A/D Converter. This pin should always be connected to power supply even when the A/D Converter is not used.
AVSS	1	_	Ground pin for the A/D Converter. This pin should always be connected to ground even when the A/D Converter is not used.
X1/X2	2	Input/output	Connection pins for a high-speed crystal
DVCC, CVCC	5	_	Power supply pins
DVSS, CVSS	5	_	Ground pins (0 V)

Note 1: When a DSU ICE is used, P37 and A0-A7 function as debug interface signals.

Note 2: P37 and P87 should be held at the prescribed logic states for one system clock cycle before and after the rising edge of RESET , with the RESET signal being stable in either logic state.

The following shows the DSU interface signals.

Figure 2.2 DSU Interface Signals

DSU Debug Interface								
If the $\overline{\text{DSU}}$ pin is sampled low at the rising edge of $\overline{\text{RESET}}$, the Port A pins are configured as interface signals for an external real-time debug system. The $\overline{\text{DSU}}$ pin has an internal pullup resistor.								
DRESET I Debug Reset (PA7) DRESET signal for an external real-time debug system								
DCLK (PA0)	0	Debug Clock DCLK signal for an external real-time debug system						
DBGE (PA5)	I Debugger Enable DBGE signal for an external real-time debug system							
PCST[2] (PA1)	0	PC Trace Status [2] PCTS[2] signal for an external real-time debug system						
PCST[1] (PA2)	0	PC Trace Status [1] PCST[1] signal for an external real-time debug system						
PCST[0] (PA3)	0	PC Trace Status [0] PCTS[0] signal for an external real-time debug system						
SDI/DINT (PA6)	I	Serial Data Input / Debug Interrupt SDI/ DINT signal for an external real-time debug system						
SDAO/TPC (PA4)	SDAO/TPC O Serial Data and Address Output / Target PC							



Core Processor

The TMP1941AF contains a high-performance 32-bit core processor called the TX19. For a detailed description of the core processor, refer to the 32-Bit TX System RISC TX19 Core Architecture manual.

Be sure to read Section 21, Notations, Precautions and Restrictions, before using this product.

Functions unique to the TMP1941AF, which are not covered in the architecture manual, are described below.

3.1 Reset Operation

To reset the TMP1941AF, \overline{RESET} must be asserted for at least 12 system clock periods after the power supply voltage and the internal high-frequency oscillator have stabilized. This time is typically 2.4 μ s at 40 MHz when the on-chip PLL is utilized, and 4.8 μ s otherwise. After a reset, either the PLL-multiplied clock or an external clock is selected, depending on the logic state of the \overline{PLLOFF} pin. By default, the selected clock is geared down to 1/8 for internal operation.

The following occurs as a result of a reset:

- The System Control Coprocessor (CP0) registers within the TX19 core processor are initialized. For details, refer to the *32-Bit TX System RISC TX19 Core Architecture* manual.
- The Reset exception is taken. Program control is transferred to the exception handler at a
 predefined address. This predefined location is called exception vector, which directly indicates the
 start of the actual exception handler routine. The Reset exception is always vectored to virtual
 address 0xBFC0_0000 (which is the same as for the Nonmaskable Interrupt exception).
- All on-chip I/O peripheral registers are initialized.
- All port pins, including those multiplexed with on-chip peripheral functions, are configured as either general-purpose inputs or general-purpose outputs.

Note: A reset operation does not affect the contents of the on-chip RAM.



4. Memory Map

The mapping of virtual addresses to physical addresses is shown below.




Figure 4.1 Memory Map


- Note 1: The on-chip RAM is mapped to the addresses from 0xFFFF_9800 through 0xFFFF_BFFF.
- Note 2: The TMP1941AF has access to only 16 Mbytes of external physical address space. The 16-Mbyte physical memory can be located anywhere within the CPU's 3.5-Gbyte physical address space through use of programmable chip select signals. However, any address references to the on-chip memory, on-chip peripheral or reserved regions override external memory access.
- Note 3: No instruction should be placed in the last four words of the physical memory available in the user's system.



Clock/Standby Control

The TMP1941AF has two clocking modes: Single-Clock mode which operates off of the high-speed clock supplied from the X1/X2 pins, and Dual-Clock mode which operates off of the high-speed clock supplied from the X1/X2 pins and the low-speed clock supplied from the XT1/XT2 pins.


Figure 5.1 shows the transitions between clocking modes in Single-Clock mode and Dual-Clock mode.



- Note 1: Before a transition to SLOW or SLEEP mode can occur, the low-speed oscillator (fs) must be oscillating stably.
- Note 2: After SLEEP mode is exited, the TMP1941AF returns to the mode it was in before entering SLEEP mode.
- Note 3: After STOP mode is exited, the TMP1941AF returns to the mode specified by the System Control Register 0 (SYSCR0). See Section 5.2.

(b) Dual-Clock Mode

Figure 5.1 Standby Modes Flow Diagram



fosc: Clock frequency supplied via the X1 and X2 pins fs: Clock frequency supplied via the XT1 and XT2 pins

fpll: PLL multiplied clock frequency (x4)

fc: Clock frequency selected by the PLLOFF pin

fgear: Clock frequency selected by the GEAR[1:0] bits in the SYSCR1 fsys: System clock frequency selected by the SYSCK bit in the SYSCR1 fperiph: Clock source for the prescalers inside on-chip peripherals

Figure 5.2 Default Clock Frequencies in NORMAL Mode



5.1 Clock Generation

5.1.1 Main System Clock

- A crystal can be connected between X1 and X2, or X1 can be externally driven with a clock.
- The on-chip PLL can be enabled or disabled (bypassed) during reset by using the PLLOFF pin. When the PLL is enabled, the input clock frequency is multiplied by four.
- The clock gear can be programmed to divide the clock by 2, 4 or 8. (The default is 1/8 on reset.)
- Input clock frequency

		Input Frequency Range	fmax	fmin
PLL ON (For both crystal and external clock)		4–10 MHz	40 MHz	2 MHz
	Crystal	16–20 MHz	20 MHz	1 MHz
PLL OFF	External clock	16–20 MHz	20 MHz	1 MHz
	External GOCK	20–40 MHz	20 MHz ¹	1.25 MHz


Note 1: The DFOSC bit in the SYSCR1 must be cleared to 0. The default is 0 on reset.

5.1.2 Subsystem Clock

- A 32.768-kHz crystal is connected between XT1 and XT2 (or XT1 can be externally driven with a clock.)
- SLOW mode: The CPU operates off of the low-speed clock.
- SLEEP mode: Only the Real-Time Counter (RTC) is operational.



5.1.3 Clock Source Block Diagrams



Note 1: When the clock gear is used to reduce the system clock frequency (fsys), the prescalars within on-chip peripherals must be programmed so that the prescaler output (φTn) satisfies the following relationship:

φTn < fsys / 2

Descriptions of each peripheral on the following sections include tables showing legal programming alternatives.

- Note 2: When the low-speed clock (fs) is used as the system clock, all on-chip peripherals except the Watchdog Timer (WDT) and the Real-Time Counter (RTC) must be disabled.
- Note 3: The presclar clock source (φTn) must not be changed while any of the peripherals to which it is supplied are running.

Figure 5.3 Clock Source Block Diagrams



5.2 Clock Generator (CG) Registers

5.2.1 System Clock Control Registers

		7	6	5	4	3	2	1	0
SYSCR0	Name	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(0xFFFF_EE00)	Read/Write				R/	W			•
	Reset Value	1	0	1	0	0	0	0	0
	Function	High-speed oscillator	Low-speed oscillator	High-speed oscillator after exiting STOP mode	Low-speed oscillator after exiting STOP mode	Clock select after exiting STOP mode	Oscillator warm-up period (WUP) timer	Prescaler cl 00: fperiph/2 01: fperiph/2 10: fperiph 11: Reserve	1 2
		0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable		0: High-speed 1: Low-speed	On writes: 0: Don't- care 1: Start WUP		
							On reads: 0: Expired 1: Not expired		
		15	14	13	12	11	10	9	8
SYSCR1	Name	—	—	SYSCK	FPSEL	DFOSC	_	GEAR1	GEAR0
(0xFFFF_EE01)	Read/Write	_	_		R/			R/	
	Reset Value	—	_	0	0	0	_	1	1
	Function			System clock (fsys) select	fperiph select	High-speed oscillator frequency divide		High-speed gear select	clock (fc)
				0: High- speed (fgear) 1: Low- speed (fs)	0: fgear 1: fc	factor 0: Divide-by-2 1: Divide-by-1		01: fc/2 10: fc/4 11: fc/8	
		23	22	21	20	19	18	17	16
SYSCR2	Name	DRVSOCH		WUPT1	WUPT0	STBY1	STBY0		DRVE
(0xFFFF_EE02)	Read/Write	DICVOCCIT	DIVVOSCE	R/		SIDII	31010		R/W
(OXI 111 _LL02)	Reset Value	0	0	1	0	1	1	_	0
	Function	High-speed oscillator drive capability	Low-speed oscillator drive capability 0: High 1: Low	Oscillator warm-up time Oscillator warm-up time Oscillator warm-up time 10: 28/input frequency 10: 214/input frequency 11: 216/input frequency					1: Pins are driven in STOP mode.
		31	30	29	28	27	26	25	24
SYSCR3	Name	_	SCOSEL	_	ALESEL	_	_	LUPFG	LUPTM
(0xFFFF_EE03)	Read/Write	_	R/W	_	R/W	_		R	R/W
. – /	Reset Value	_	0	_	1	_	_	0	0
	Function		SCOUT output select 0: fs		ALE output width select 0: fsys × 0.5			PLL lock 0: Locked 1: Unlocked	PLL lock time select 0: 2 ¹⁶ /input frequency 1: 2 ¹² /input
			1: fsys		1: fsys × 1.5				frequency



- Note 1: The Config register in the CP0 has the Doze and Halt bits. Setting the Halt bit puts the TMP1941AF in one of the standby modes, as specified by the STBY1-STBY0 bits in the SYSCR2. Setting the Doze bit puts the TMP1941AF in IDLE mode, irrespective of the settings of the STBY1-STBY0 bits.
- Note 2: When the PLL is not used, the LUPTM bit in the SYSCR3 must be set to 1 (212/input frequency).
- Note 3: The WUPT1-WUPT0 bits in the SYSCR2 must not be changed during the oscillator warm-up period. The LUPTM bit in the SYSCR3 must not be changed during the PLL lock period.
- Note 4: The following considerations relate to consecutive mode changes immediately after a warm-up event (e.g., SLEEP-NORMAL-SLEEP).

Hardware warm-up (with no software intervention)

- (1) After having transitioned from STOP or SLEEP mode to NORMAL mode
 - When the PLL is used

A transition to a next mode can not occur until the PLL locks (SYSCR3.LUPFG=0) and at least five program instructions are executed (including the instruction to check the LUPFG flag).

- When the PLL is not used
 - When the oscillator warm-up time (SYSCR2.WUPT[1:0]) is programmed to 01 (2⁸/input frequency)
 A transition to a next mode can not occur until the PLL locks (SYSCR3.LUPFG=0) and at least five program instructions are executed.
 - When the oscillator warm-up time (SYSCR2.WUPT[1:0]) is programmed to either 10 (2¹⁴/input frequency) or 11 (2¹⁶/input frequency)

A transition to a next mode can not occur until at least five program instructions are executed.

(2) After having transitioned from STOP or SLEEP mode to SLOW mode

Once in SLOW mode, a transition to a next mode can occur immediately.

Software warm-up

- (1) After having transitioned from SLOW mode to NORMAL mode
 - When the PLL is used

The NORMAL mode can be entered after the oscillator warm-up period timer has expired (i.e., after the SYSCR2.WUEF bit is cleared). A transition to a next mode can not occur until the PLL locks (SYSCR3.LUPFG=0) and at least five program instructions are executed (including the instruction to check the LUPFG flag).

- When the PLL is not used
 - When the oscillator warm-up time (SYSCR2.WUPT[1:0]) is programmed to either 01 (2⁸/input frequency)
 - The NORMAL mode can be entered after the oscillator warm-up period timer has expired (i.e., after the SYSCR2.WUEF bit is cleared). A transition to a next mode can not occur until the PLL locks (SYSCR3.LUPFG=0) and at least five program instructions are executed.
 - When the oscillator warm-up time (SYSCR2.WUPT[1:0]) is programmed to either 10 (2¹⁴/input frequency) or 11 (2¹⁶/input frequency)
 - The NORMAL mode can be entered after the oscillator warm-up timer has expired (i.e., after the SYSCR2.WUEF bit is cleared). A transition to a next mode can not occur until at least five program instructions are executed.
- (2) After having transitioned from NORMAL mode to SLOW mode

After the oscillator warm-up timer has expired (SYSCR2.WUEF=0), a transition to a next mode can not occur until at least five program instructions are executed.



5.2.2 ADC Conversion Clock

ADCCLK (0xFFFF_EE04)

		7	6	5	4	3	2	1	0
	Name							ADCCK1	ADCCK0
)	Read/Write							R/W	R/W
	Reset Value	_	_	_	_	_	_	0	0
	Function							ADC conver (fadc) select 00: fsys/2 01: fsys/4 10: fsys/8 11: Don't u	

Note: A/D conversion is executed using the clock selected by this register. Reduced conversion accuracy occurs unless the conversion time is set to 8.6 µs or more.

Relationships Between fsys Frequencies and A/D Conversion Times

fovo	Conversion Clock					
fsys	fsys/2	fsys/4	fsys/8			
32 MHz	Don't use.	10.75 μs	21.5 μs			
20 MHz	8.6 µs	17.2 μs	34.4 μs			
16 MHz	10.75 μs	21.5 μs	43.0 μs			
10 MHz	17.2 μs	34.4 μs	68.8 µs			
8 MHz	21.5 μs	43.0 μs	86.0 μs			

Note: The conversion clock must not be changed while A/D conversion is in progress.

5.2.3 STOP/SLEEP Wake-up Interrupt Control Registers (INTCG Registers)

IMCGA0 (0xFFFF_EE10)	Nar Rea Res Fun
IMCGA1 (0xFFFF_EE11)	Nar Rea Res Fun
IMCGA2 (0xFFFF_EE12)	Nar Rea Res

		7	6	5	4	3	2	1	0
	Name	_	_	EMCG01	EMCG00	_	_	_	INT0EN
)	Read/Write	_	_	R	W	_	_	_	R/W
	Reset Value		_	1	0	_		_	0
	Function			Wake-up sensitivity 00: Low leve 01: High lev					INT0 enable 0: Disable
				10: Falling e 11: Rising e	edge				1: Enable
		15	14	13	12	11	10	9	8
	Name	_	_	EMCG11	EMCG10	_	_	_	INT1EN
)	Read/Write		_	R	W	_		_	R/W
	Reset Value		_	1	0	_		_	0
	Function			Wake-up sensitivity 00: Low leve 01: High lev 10: Falling e 11: Rising e	el edge				INT1 enable 0: Disable 1: Enable
		23	22	21	20	19	18	17	16
	Name		_	EMCG21	EMCG20	_	_	_	INT2EN
)	Read/Write	_	_	R	W	_	_	_	R/W
	Reset Value	_	_	1	0	_	_	_	0
	Function			Wake-up IN 00: Low lev 01: High lev 10: Falling of 11: Rising 6	/el edge				INT2 enable 0: Disable 1: Enable



		31	30	29	28	27	26	25	24
IMCGA3	Name	_		EMCG31	EMCG30	_	_	_	INT3EN
(0xFFFF_EE13)	Read/Write	_	_	R	W	_	_	_	R/W
` - ,	Reset Value	_	_	1	0	_	_	_	0
	Function			Wake-up IN	T3 sensitivity				INT3
				00: Low leve	el				enable
				01: High lev					
				10: Falling e					0: Disable
				11: Rising e					1: Enable
		7	6	5	4	3	2	1	0
IMCGB0	Name	_	_	EMCG41	EMCG40	_		_	INT4EN
(0xFFFF_EE14)	Read/Write	_	_	R	W	_		_	R/W
	Reset Value	_	_	1	0	_		_	0
	Function				T4 sensitivity				INT4
				00: Low leve					enable
				01: High lev					o D: 11
				10: Falling e					0: Disable
		4.5	4.4	11: Rising e		44	40	0	1: Enable
		15	14	13	12	11	10	9	8
IMCGB1	Name			_	_				
(0xFFFF_EE15)	Read/Write		_		_			_	
	Reset Value	_		1	0			_	0
	Function			Must be set	to 10.				Must be set to 0.
		23	22	21	20	19	18	17	16
IMAGODO	Nisses			+					
IMCGB2	Name	_		_		_		_	_
(0xFFFF_EE16)	Read/Write			1	0			_	
	Reset Value Function	_		Must be set	-			_	0 Must be set
	Function			iviusi de sei	10 10.				to 0.
		31	30	29	28	27	26	25	24
IMCGB3	Name		_	EMCG71	EMCG70		_		INTRTCEN
(0xFFFF_EE17)	Read/Write				W			_	R/W
(6%: : : : ;	Reset Value			1	0			_	0
	Function			Wake-up IN	-				INTRTC
				sensitivity					enable
				00: Don't us	e.				
				01: Don't us	e.				0:Disable
				10: Don't us	e.				1: Enable
				11: Rising e	dge				
					must be set				
				to 11.					

- Note 1: The edge/level sensitivity must be defined for an interrupt pin which is enabled as wake-up signaling to exit STOP/SLEEP mode.
- Note 2: Interrupt programming must follow these steps:
 - 1. Configure the pin as an interrupt input, if the pin is multiplexed with a general-purpose port.
 - 2. Set the active state for the interrupt during initialization.
 - 3. Clear any interrupt request.
 - 4. Enable the interrupt.
- Note 3: The above steps must be performed with the relevant interrupt pin disabled.
- Note 4: The TMP1941AF has six interrupt sources which can be used for wake-up signaling to exit STOP/SLEEP mode: INT0 to INT4 (external interrupts) and INTRTC (internal RTC interrupt).
- Note 5: When one of these interrupt sources is used for STOP/SLEEP wake-up signaling, its interrupt sensitivity defined in the CG block overrides the setting in the INTC block. In the INTC block, its sensitivity must be set to the high level (which has no effect).



5.2.4 Interrupt Request Clear Register

EICRCG (0xFFFF_EE20)

	7	6	5	4	3	2	1	0	
Name	_	_	_	_	_	ICRCG2	ICRCG1	ICRCG0	
Read/Write	_	_	_	_	_		W		
Reset Value				_	_		_	_	
Function						Clear interru	pt request		
						000: INT0	100: INT4		
						001: INT1	101: Rese	erved	
						010: INT2 110: Reserved			
						011: INT3	111: INTF	RTC	

Note 1: Clearing the INT0-INT4 and INTRTC interrupt requests, if programmed for STOP/SLEEP wakeup signaling, requires two register settings: first, the EICRCG register in the CG block, and then the INTCLR register in the INTC block. The clearing of other interrupt sources is controlled through the INTCLR register alone.

Note 2: In cases where INT0-INT4 are not used for STOP/SLEEP wake-up signaling, they are controlled by the INTC block in the same way as other interrupt sources. INTRTC is controlled by both the CG and INTC blocks, regardless of whether it is used for wake-up signaling.



5.3 System Clock Control Section

A system reset initializes the SYSCR0.XEN bit to 1, the SYSCR0.XTEN bit to 0 and the SYSCR1.GEAR[1:0] bits to 00, putting the TMP1941AF in Single-Clock mode. If the on-chip PLL is enabled, the PLL reference clock is always multiplied by four. By default, the system clock frequency (fsys) is geared down to fc/8, where fc = fosc \times 4 (fosc is the oscillator frequency). For example, if an 8-MHz crystal is connected between the X1 and X2 pins, the fsys clock operates at 4 MHz (8 \times 4 \times 1/8).

The PLL output clock can be disabled by setting the \overline{PLLOFF} pin low during reset. Regardless of the logic state of the \overline{PLLOFF} pin, the fsys frequency is, by default, geared down to fc/8. A reset clears the SYSCR1.DFOSC bit to 0, setting fc to fosc/2. Therefore, for example, if a 20-MHz crystal is connected between the X1 and X2 pins, fsys becomes $20 \times 1/2 \times 1/8 = 1.25$ MHz.

Alternatively, the X1 pin can be driven with an external clock. Since the fsys clock must have a 50% duty cycle, it is recommended to use the default DFOSC bit value of 0 (i.e., $fc = fosc \times 1/2$). However, the divide-by-2 clock generator may be bypassed by setting the DFOSC bit after reset. This causes fc to be equal to fosc; i.e., fsys becomes double the rate available when a crystal is connected between X1 and X2.

5.3.1 Oscillation Stabilization Time When Switching Between NORMAL and SLOW Modes

When a crystal is connected between the X1 and X2 pins and/or the XT1 and XT2 pins, the integrated warm-up period timer is used to assure oscillation stability. The warm-up period can be selected through the WUPT1–WUPT0 bits of the SYSCR2 to suit the crystal used. The warm-up period timer can be started by software writing a 1 to the WUEF bit in the SYSCR0. This bit is self-clearing; it can be read to ascertain that the timer has expired.

Table 5.1 shows the warm-up periods required when the clocking is switched between NORMAL and SLOW modes.

- Note 1: No warm-up is necessary when the TMP1941AF is driven by an external oscillator clock which is already stable.
- Note 2: Because the warm-up period timer is clocked by the oscillator clock, any frequency fluctuations will lead to small timer errors. Table 5.1 should be considered as approximate values.
- Note 3: Ensure that the PLL lock flag (SYSCR3.LUPFG) is cleared before starting the warm-up period
- Note 4: When a low-speed crystal is connected between XT1 (Port 96) and XT2 (Port 97), the following register settings are required to reduce power consumption:

When a crystal is connected between XT1 and XT2:

P9CR.P96C-P97C = 11 P9.P96-P97 = 00

When XT1 is driven with an external clock:

P9CR.P96C-P97C = 11 P9.P96-P97 = 10

Table 5.1 Warm-up Periods

Warm-up Period Select SYSCR2.WUPT[1:0]	High-Speed Clock (fosc)	Low-Speed Clock (fs)		
01 (28/ oscillation frequency)	25.6 (μs)	7.8 (ms)		
10 (2 ¹⁴ / oscillation frequency)	1.638 (ms)	500 (ms)		
11 (2 ¹⁶ / oscillation frequency)	6.554 (ms)	2000 (ms)		

Assumption: fosc = 10 MHz, fs = 32.768 kHz



Example: Switching from NORMAL mode to SLOW mode

SYSCR2.WUPT[1:0] = xx Select warm-up period.

SYSCR0.XTEN = 1 Enable low-speed clock (fs) oscillation. SYSCR0.WUEF = 1 Start warm-up period (WUP) timer.

Check SYSCR0.WUEF. Wait until SYSCR0.WUEF is cleared (i.e., the WUP expires.)

SYSCR1.SYSCK = 1 Switch system clock speed to low speed (fs). SYSCR0.XEN = 0 Disable high-speed clock (fosc) oscillation.

5.3.2 System Clock Output

Either the fsys or fs clock can be driven out from the P44/SCOUT pin. The P44/SCOUT pin is configured as SCOUT (system clock output) by programming the Port 4 registers as follows: P4CR.P44C=1 and P4FC.P44F=1. The output clock is selected through the SYSCR3.SCOSEL bit.

Table 5.2 shows the pin states in each clocking mode when the P44/SCOUT pin is configured as SCOUT.

Table 5.2 SCOUT Output States

CCOLIT Colors	NORMAL/	Standby Modes				
SCOUT Select	SLOW	IDLE	SLEEP	STOP		
SCOSEL = 0	The fs clock is driver	The fs clock is driven out.				
SCOSEL = 1	The fsys clock is driv	Held at either 1 or 0.				

NOTE: The phase difference between the system clock output signal (SCOUT) and the internal clock signal can not be guaranteed.


5.3.3 Reducing the Oscillator Clock Drive Capability

When a crystal is connected between the X1 and X2 pins and/or between XT1 and XT2 pins, oscillator noise and power consumption can be reduced through the programming of the SYSCR2.

Setting the SYSCR2.DRVOSCH bit reduces the drive capability of the high-speed oscillator. Setting the SYSCR2.DRVOSCL bit reduces the drive capability of the low-speed oscillator clock.

A reset clears both the DRVOSCH and DRVOSCL bits to 0, providing a high drive capability at power-up. Both the high-speed and low-speed oscillator clocks must have a high drive capability (i.e., DRVOSCH=0, DRVOSCL=0) when clocking modes are changed.

• Drive capability of the high-speed oscillator



Drive capability of the low-speed oscillator




Figure 5.4 Oscillator Clock Drive Capabilities

5.4 Prescalar Clock Control Section

The TMRA01, TMRA23, TMRB0 to TMRB3, SIO0 to SIO4 (there is no SIO2), and SBI have a clock prescalar. The prescalar clock source (ϕ T0) can be selected from fperiph/4, fperiph/2 and fperiph/1 through the PRCK[1:0] bits of the SYSCR0. fperiph can be selected from either fgear or fc through the FPSEL bit of the SYSCR1. The default reset values select fgear as fperiph, and fperiph/4 as ϕ T0.

5.5 Clock Frequency Multiplication Section (PLL)

The on-chip PLL multiplies the frequency of the high-speed oscillator clock (fosc) by four to generate the fpll clock. At reset, the PLL is disabled. To use the PLL, the $\overline{\text{PLLOFF}}$ pin must be high when $\overline{\text{RESET}}$ is released.

Note: If the PLLOFF pin is low when RESET is released, the PLL will be disabled and the oscillator clock will be driven with no frequency multiplication.

Being an analog circuit, the PLL requires a certain duration of time (called lock time) to stabilize, like an oscillator. The oscillator warm-up period (WUP) timer is also used as the PLL lock timer. The LUPTM bit in the SYSCR3 must be programmed so that the following relationship is satisfied:

PLL lock time ≥ Oscillator warm-up time

At reset, the default lock-up time is 2^{16} / input frequency.

Setting the WUP timer control bit (SYSCR0.WUEF) starts the PLL lock timer. The SYSCR3.LUPTM bit remains set while the PLL is out of lock, and is cleared when the PLL locks.

In real-time applications whose software execution time is critical, once the PLL has gone out of lock in a standby mode, software must determine before resuming operation whether the PLL has locked (after the oscillator warm-up period timer has expired) in order to assure clock stability.



There is one thing to remember when changing the clock gear value.

The clock gear can be changed by the programming of the GEAR[1:0] bits of the SYSCR1. The RF[1:0] bits of the CPU's Config register need not be altered. It takes a few clock cycles for a gear change to take effect. Therefore, one or more instructions following the instruction that changed the clock gear value may be executed using the old clock gear value. If subsequent instructions need be executed with a new clock gear value, a dummy instruction (one that executes a write cycle) should be inserted after the instruction that modifies the clock gear value.

When the clock gear is used, the prescalars within on-chip peripherals must be programmed so that the prescaler output (ϕTn) satisfies the following relationship:

 $\phi Tn < fsys / 2$

5.6 Standby Control Section

The TMP1941AF provides support for several levels of power reduction. While in NORMAL mode, setting the Halt bit of the Config register within the TX19 core processor causes the TMP1941AF to enter one of the standby modes — IDLE, SLEEP or STOP — as specified by the SYSCR2.STBY[1:0] bits. Setting the Doze bit of the Config register causes the TMP1941AF to enter IDLE (Doze) mode, irrespective of the setting of SYSCR2.STBY[1:0].

Prior to a transition to any of the standby modes, all interrupts other than those used for wake-up signaling must be disabled through the Interrupt Controller (INTC).

The characteristics of the IDLE, SLEEP and STOP modes are as follows:

IDLE: The CPU stops.

On-chip peripherals can be selectively enabled and disabled through use of a register bit in a given peripheral, as shown in Table 5.3.

Peripheral **IDLE Mode Bit** TMRA01 TA01RUN.I2TA01 TMRA23 TA23RUN.I2TA23 TMRB0 TB0RUN.I2TB0 TMRB1 TB1RUN.I2TB1 TMRB2 TB2RUN.I2TB2 TMRB3 TB3RUN.I2TB3 SIO0 SC0MOD1.I2S0 SIO1 SC1MOD1.I2S1 SIO3 SC3MOD1.I2S3 **SIO4** SC4MOD1.I2S4 SBI SBI0BR1.I2SBI0 ADMOD1.I2AD ADC WDT WDMOD.I2WDT

Table 5.3 IDLE Mode Register Settings

Note 1: In Halt mode (i.e., a standby mode entered by setting the Halt bit in the Config register), the TMP1941AF freezes the TX19 core processor, preserving the pipeline state. In Halt mode, the TMP1941AF ignores any external bus requests; so it continues to assume bus mastership.

Note 2: In Doze mode (i.e., a standby mode entered by setting the Doze bit in the Config register), the TMP1941AF freezes the TX19 core processor, preserving the pipeline state. In Doze mode, the TMP1941AF recognizes external bus requests.

SLEEP: Only the internal low-speed oscillator and the RTC are operational.

STOP: The whole TMP1941AF stops.



5.6.1 TMP1941AF Operation in NORMAL and Standby Modes

Table 5.4 TMP1941AF Operation in NORMAL and Standby Modes

Operation Mode	Operating States
NORMAL	The TX19 core processor and peripherals operate at frequencies specified in the CG block.
IDLE (Halt)	The processor and DMAC operations stop; other on-chip peripherals can be selectively disabled.
IDLE (Doze)	Processor operation stops; the DMAC is operational; other on-chip peripherals can be selectively disabled.
SLEEP	Processor operation stops; of the on-chip peripherals, only the RTC is operational (at fs).
STOP	All processor and peripheral operations stop completely.

5.6.2 CG Operation in NORMAL and Standby Modes

Table 5.5 CG States in NORMAL and Standby Modes

Clock Source	Mode	Oscillator	PLL	Clock Supply to Peripherals	Clock Supply to CPU
Crystal	NORMAL	On	On	Yes	Yes
	SLOW	On	Off	Partially supplied (See Note.)	Yes
	IDLE (Halt)	On	On	Selectable	No
	IDLE (Doze)	On	On	Selectable	No
	SLEEP	fs only	Off	RTC only	No
	STOP	Off	Off	No	No
External Clock	NORMAL	Off	On	Yes	Yes
	SLOW	Off	Off	Partially supplied (See Note.)	Yes
	IDLE (Halt)	Off	On	Selectable	No
	IDLE (Doze)	Off	On	Selectable	No
	SLEEP	Off	Off	RTC only	No
	STOP	Off	Off	No	No

Note: The INTC, External Bus Interface (EBIF), I/O ports, WDT and RTC can operate in SLOW mode.

5.6.3 Processor and Peripheral Block Operation in Standby Modes

Table 5.6 Processor and Peripheral Blocks in Standby Modes

Circuit Block	Clock Source	IDLE (Doze)	IDLE (Halt)	SLEEP	STOP
TX19 Core Processor		Off	Off	Off	Off
DMAC		On	Off	Off	Off
INTC		On	On	Off	Off
EBIF		On	On	Off	Off
External Bus Mastership		On	On	Off	Off
I/O Ports	fsys	On	Off	Off	Off
ADC				Off	Off
SIO				Off	Off
12C		Selectable on a ble	ock-by-block basis	Off	Off
Timer Counters				Off	Off
WDT				Off	Off
RTC	fs	On	On	On	Off
CG	_	On	On	On	Off



5.6.4 Wake-up Signaling

There are two ways to exit a standby mode: an interrupt request or reset signal. Availability of wake-up signaling depends on the settings of the Interrupt Mask Level bits, CMask[15:13], of the CP0 Status register and the current standby mode (see Table 5.7).

• Wake-up via Interrupt Signaling

The operation upon return from a standby mode varies, depending on the interrupt priority level programmed before entering a standby mode. If the interrupt priority level is greater than the processor's interrupt mask level, execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated the standby mode (i.e., the instruction that set the Halt or Doze bit in the Config register).

If the interrupt priority level is equal to or less than the processor's interrupt mask level, program execution resumes with the instruction that activated the standby mode. The interrupt is left pending.

Nonmaskable interrupts are always serviced upon return from a standby mode, regardless of the current interrupt mask level.

Wake-up via Reset Signaling

Reset signaling always brings the TMP1941AF out of any standby mode. A wake-up from STOP mode must allow sufficient time for the oscillator to restart and stabilize (see Table 5.1).

A reset does not affect the contents of the on-chip RAM, but initializes everything else, whereas an interrupt preserves all internal states that were in effect before the standby mode was entered.



Table 5.7 Wake-up Signaling Sources and Wake-up Operations

Interrupt Masking		rrupt Masking	Unmasked Interrupt (request_level > mask_level)			Masked Interrupt (request_level ≤ mask_level)		
	Sta	andby Mode	IDLE (Programmable)	SLEEP	STOP	IDLE (Programmable)	SLEEP	STOP
		NMI	✓	✓	√ ¹	✓	✓	√ ¹
		INTWDT	✓	_	_	✓	_	_
		INT0-4	✓	✓	√ ¹	*	*	* ¹
ses		INTRTC	✓	✓	-	*	*	-
Sources		INT5-A	✓	_	-	*	-	-
	pts	INTTA0-3	✓	-	-	*	-	-
Signaling	INTTA0-3 INTTB00-31 INTTB0F0-3	INTTB00-31 INTTB0F0-3	✓	-	-	*	-	-
Wake-up S		INTRX0-4 INTTX0-4	1	-	-	*	-	-
Wa		INTS2	✓	_	-	*	-	_
		INTAD	✓	_	-	*	_	_
		INTDMA ²	✓	_	-	*	_	_
	RESE	T	√	✓	✓	√	✓	✓

- ✓: Execution resumes with the interrupt service routine. (RESET initializes the whole TMP1941AF.)
- ♦: Execution resumes with the instruction that activated the standby mode. The interrupt is left pending.
- -: Cannot be used to exit a standby mode.
- Note 1: The TMP1941AF exits the standby mode after the warm-up period timer expires.
- Note 2: INTDMA is accepted only in IDLE (Doze) mode.
- Note 3: If the interrupt request level is greater than the mask level, an interrupt signal which is programmed as levelsensitive must be held active until interrupt processing begins. Otherwise, the interrupt will not be serviced successfully.
- Note 4: If interrupts are disabled in the CPU, all interrupts other than those used for wake-up signaling must also be disabled in the Interrupt Controller (INTC) before a standby mode is entered. Otherwise, any interrupt could take the TMP1941AF out of the standby mode.




5.6.5 STOP Mode

The STOP mode stops the whole TMP1941AF, including the on-chip oscillator. Pin states in STOP mode depend on the setting of the SYSCR2.DRVE bit, as shown in Table 5.8. Upon detection of wake-up signaling, the warm-up period timer should be activated to allow sufficient time for the oscillator to restart and stabilize before exiting STOP mode. After that, the system clock output can restart. On exiting STOP mode, the TMP1941AF enters either NORMAL or SLOW mode, as programmed by the RXEN, RXTEN and RSYSCK bits of the SYSCR0.


These register bits must be programmed prior to the instruction that activates a standby mode. The warm-up period is chosen through the SYSCR2.WUPT[1:0] bits.

5.6.6 Returning from a Standby Mode


(1) Mode transitions from NORMAL to STOP to NORMAL



(2) Mode transitions from NORMAL to SLEEP to NORMAL



(3) Mode transitions from SLOW to STOP to SLOW



When fosc = 32.768 kHz


W-up Time Select
SYSCR2.WUPT[1:0]

01 (28/fosc)
7.8 ms

10 (214/fosc)
500 ms

11 (216/fosc)
2000 ms

(4) Mode transitions from SLOW to SLEEP to SLOW



Note 1: Although the fs clock continues oscillation, a warm-up time must be specified.

Note 2: For the TMP1941AF with an on-chip flash, when the RESET signal is used for STOP/ SLEEP wake-up signaling, it must be held active for at least 500 µs for the internal system to stabilize.



Table 5.8 Pin States in STOP Mode, Depending on the Setting of the SYSCR2.DRVE Bit

Pin Name	Туре	DRVE = 0	DRVE = 1
AD0~AD7	Input/Output	_	_
AD8~AD15	Input/Output	_	_
A0~A7/A16~A23	Output	_	Output
RD, WR	Output	_	Output
WAIT, BUSRQ	Input	PU*	Input
HWR, BUSAK, R/W	Output	PU*	Output
P37	Output mode		
P40-43	Input mode	PU*	Input
	Output mode	PU*	Output
P44 (SCOUT)	Input mode	_	Input
	Output mode	_	Output
P50-57	Input pin	_	_
P70-76	Input mode	_	Input
	Output mode	_	Output
P77 (INT0)	Input mode	_	Input
	Output mode	_	Output
	Input mode (INT0)	Input	Input
P80–87	Input mode	_	Input
	Output mode	_	Output
P90–95	Input mode	_	Input
	Output mode	_	Output
P96 (XT1) - P97 (XT2)	Input mode	_	Input
	Output mode	_	Output
	XT1, XT2	_	_
PA0-PA3	Input mode	_	Input
	Output mode	_	Output
	Input mode (INT1-INT4)	Input	Input
PA4–PA7	Input mode	_	Input
	Output mode	_	Output
NMI	Input pin	Input	Input
ALE	Output pin	Output Low	Output Low
RESET	Input pin	Input	Input
AM0, AM1	Input pin	Input	Input
X1	Input pin		
X2	Output pin	Output High	Output High

^{—:} Pins configured for input mode and input-only pins are disabled. Pins configured for output mode and output-only pins assume the high-Impedance state.

Input: The input gate is active; the input voltage must be held at either the high or low level to keep the input pin from floating.

Output: Pin direction is output.

PU*: Programmable pull-up. Because the input gate is always disabled, no overlap current flows while in high-impedance state.




6. Interrupts

6.1 Overview

Interrupt processing is coordinated bewtween the CP0 Status register, the Interrupt Controller (INTC) and the Clock Generator (CG). The Status register contains the Interrupt Mask Level field (CMask[15:13]) and the Interrupt Enable bit (IEc). For interrupt processing, also refer to the *32-Bit TX System RISC TX19 Core Architecture* manual.

The TMP1941AF interrupt mechanism includes the following features:

- 4 CPU internal interrupts (software interrupts)
- 12 external interrupt pins (\overline{NMI} , INTO through INTA)
- 32 on-chip peripheral interrupts
- Vector generation for each interrupt source
- Programmable priority for each interrupt source (7 levels)
- DMA trigger on interrupt



Note 1: There are interrupt enable and polarity bits in these registers:

- . Interrupt Mode Control registers (IMCxx) in the INTC
- IMCGxx registers in the CG

Note 2: The TMP1941AF provides six interrupt sources, INT0-INT4 and INTRTC, that can be used for STOP/SLEEP wake-up signaling. External interrupts INT5-INTA cannot function as wake-up signals.

Figure 6.1 General Interrupt Mechanism

The Interrupt Detection block monitors interrupt events. Each interrupt source can be individually programmed for active polarity and either level or edge sensitivity. The TMP1941AF interrupts are broadly grouped as follows:

- External interrupts INT0–INT4 and INTRTC
 - When enabled for STOP/SLEEP wake-up signaling

The TMP1941AF awakens from STOP or SLEEP mode, if so programmed, when any of the external interrupts INT0-INT4 or INTRTC is asserted. The EMCGxx field in the IMCGxx register



defines the interrupt polarity. The INTxEN bit in the IMCGxx register controls whether these interrupt sources are enabled as wake-up signal sources (1=enable). If enabled, the interrupt polarity (EIMxx) field in the INTC's IMCxx register has no effect, but must be set to 01, or high level. The ILxx field in the IMCxx register determines the action taken after exiting STOP/SLEEP mode; i.e., whether execution resumes with an interrupt service routine.

• When disabled for STOP/SLEEP wake-up signaling

If INTO-INT4 are disabled for STOP/SLEEP wake-up signaling, the INTC alone determines the polarity and enabling of these interrupt sources. INTRTC is programmed through both the CG and INTC, regardless of whether it is used for wake-up signaling.

External interrupts INT5–INTA and internal interrupts except INTRTC

These interrupts are programmable through the INTC.

The INTC collects interrupt events, prioritizes them and presents the highest-priority request to the TX19 core processor. Hardware interrupts are summarized below.

Inter	rupt	Programming	Interrupt Sensing	
INTO-INT4		IMCGxx reg. in CG IMCx reg. in INTC	When enabled for STOP/SLEEP wake-up signaling, the polarity field in the INTC has no effect, but must always be set to "high-level." The actual sensitivity is programmed in the CG. When disabled for STOP/SLEEP wake-up signaling, interrupt sensitivity is programmed in the INTC. In either case, each interrupt source is individually configurable as negative or positive polarity, and as edge-triggered or level-sensitive.	
INTRTC	TRTC IMCGxx reg. in CG IMCx reg. in INTC		In the INTC, the polarity must always be set to "high-level." The actual sensitivity must be configured as rising-edge triggered in the CG.	
INTO-INTA		IMCx reg. in INTC	Configurable as negative or positive polarity, and as edgetriggered or level-sensitive.	
On-Chip Peripherals	INTDMAn	IMCx reg. in INTC	Falling edge	
	Other	IMCx reg. in INTC	Rising edge	

Here are example register settings required to enable and disable the INT0 interrupt as a source of the STOP/SLEEP wake-up signal (negative-edge triggered).

Enabling the interrupt

$$\begin{split} & IMCGA0.EMCG[01:00] = 10 & : Configure INT0 \text{ as negative-edge triggered} \\ & EICRCG.ICRCG[2:0] = 000 & : Clear INT0 \text{ request} \\ & IMCGA0.INT0EN = 1 & : Enable INT0 \text{ for wake-up signaling} \\ & IMCOL.EIM[11:10] = 01 & : Configure INT0 \text{ as high-level sensitive} \\ & INTCLR.EICLR[5:0] = 0000001 & : Clear INT0 \text{ request} \\ & IMCOL.IL[12:10] = 101 & : Set INT0 \text{ priority level to 5} \\ & Status.IEc = 1, Status.CMask = xxx & TX19 \text{ core processor} \end{split}$$

• Disabling the interrupt

Status.IEc = 0 TX19 core processor

IMC0L.IL[12:10] = 000 : Disable INT0 interrupt INTCLR.EICLR[5:0] = 000001 : Clear INT0 request

IMCGA0.INT0EN = 0 : Disable INT0 for wake-up signaling

EICRCG.ICRCG[2:0] = 000 : Clear INTO request



6.2 Interrupt Sources

The TMP1941AF provides a reset interrupt, nonmaskable interrupts, and maskable interrupts:

• Reset and nonmaskable interrupts

The $\overline{\text{RESET}}$ pin causes a Reset interrupt. The $\overline{\text{NMI}}$ pin functions as a nonmaskable interrupt. The on-chip Watchdog Timer (WDT) is also capable of being a source of a nonmaskable interrupt (INTWDT). Reset and nonmaskable interrupts are always vectored to virtual address 0xBFC0_0000.

• Maskable interrupts

The TMP1941AF supports two types of maskable interrupts: software and hardware interrupts. Maskable interrupts are vectored to virtual addresses 0xBFC0_0210 through 0xBFC0_0260, as shown below.

Interrupt Source		Source	Virtual Vector Address		
Re	Reset		0xBFC0_0000		
No	Nonmaskable				
Ме	Ma	Swi0	0xBFC0_0210		
Maskable	Software	Swi1	0xBFC0_0220		
ble	Soliware	Swi2	0xBFC0_0230		
		Swi3	0xBFC0_0240		
Hardware			0xBFC0_0260		

Note 1: The above table shows the vector addresses when the BEV bit in the CP0 Status register is set to 1. When BEV=1, all exception vectors reside in the on-chip ROM space.

Note 2: Software interrupts are posted by setting one of the Sw[3:0] bits in the CPO Cause register. Software interrupts are distinct from the "Software Set" interrupt which is one of the hardware interrupt sources. A Software Set interrupt is posted from the INTC to the TX19 core processor when the IL0[2:0] field in the INTC's IMC0 register is set to a non-zero value.



Table 6.1 Hardware Interrupt Sources

Interrupt Number	IVR[9:0]	Interrupt Source	Interrupt Control Register	Address
0	000	Software Set	IMC0L	0xFFFF_E000
1	010	INT0 pin		
2	020	INT1 pin	IMC0H	0xFFFF_E002
3	030	INT2 pin		
4	040	INT3 pin	IMC1L	0xFFFF_E004
5	050	INT4 pin		
6	060	Reserved	IMC1H	0xFFFF_E006
7	070	Reserved		
8	080	Reserved	IMC2L	0xFFFF_E008
9	090	Reserved		
10	0A0	INT5 pin	IMC2H	0xFFFF_E00A
11	0B0	INT6 pin		
12	0C0	INT7 pin	IMC3L	0xFFFF_E00C
13	0D0	INT8 pin		
14	0E0	INT9 pin	IMC3H	0xFFFF_E00E
15	0F0	INTA pin		
16	100	Reserved	IMC4L	0xFFFF_E010
17	110	Reserved		
18	120	Reserved	IMC4H	0xFFFF_E012
19	130	Reserved		
20	140	INTTA0: 8-Bit Timer 0	IMC5L	0xFFFF_E014
21	150	INTTA1: 8-Bit Timer 1		
22	160	INTTA2: 8-Bit Timer 2	IMC5H	0xFFFF_E016
23	170	INTTA3: 8-Bit Timer 3		
24	180	Reserved	IMC6L	0xFFFF_E018
25	190	Reserved		
26	1A0	Reserved	IMC6H	0xFFFF_E01A
27	1B0	Reserved		
28	1C0	INTTB00: 16-Bit Timer 0 (TB0RG0)	IMC7L	0xFFFF_E01C
29	1D0	INTTB01: 16-bit Timer 0 (TB0RG1)		
30	1E0	INTTB10: 16-bit Timer 1 (TB1RG0)	IMC7H	0xFFFF_E01E
31	1F0	INTTB11: 16-bit Timer 1 (TB1RG1)		
32	200	INTTB20: 16-bit Timer 2 (TB2RG0)	IMC8L	0xFFFF_E020
33	210	INTTB21: 16-bit Timer 2 (TB2RG1)		
34	220	INTTB30: 16-bit Timer 3 (TB3RG0)	IMC8H	0xFFFF_E022
35	230	INTTB31: 16-bit Timer 3 (TB3RG1)		
36	240	Reserved	IMC9L	0xFFFF_E024
37	250	Reserved		
38	260	Reserved	IMC9H	0xFFFF_E026
39	270	Reserved		
40	280	INTTBOF0: 16-Bit Timer 0 (Overflow)	IMCAL	0xFFFF_E028
41	290	INTTBOF1: 16-Bit Timer 1 (Overflow)		
42	2A0	INTTBOF2: 16-Bit Timer 2 (Overflow)	IMCAH	0xFFFF_E02A
43	2B0	INTTBOF3: 16-Bit Timer 3 (Overflow)	,	
44	2C0	Reserved	IMCBL	0xFFFF_E02C
45	2D0	Reserved		
46	2E0	Reserved	IMCBH	0xFFFF_E02E
47	2F0	Reserved		
48	300	INTRX0: SIO receive (Channel 0)	IMCCL	0xFFFF_E030
49	310	INTTX0: SIO transmit (Channel 0)		
50	320	INTRX1: SIO receive (Channel 1)	IMCCH	0xFFFF_E032
51	330	INTTX1: SIO transmit (Channel 1)		0
52	340	INTS2: Serial Bus Interface (SBI)	IMCDL	0xFFFF_E034
53	350	Reserved		



Interrupt Number	IVR[9:0]	Interrupt Source	Interrupt Control Register	Address
54	360	INTRX3: SIO receive (Channel 3)	IMCDH	0xFFFF_E036
55	370	INTTX3: SIO transmit (Channel 3)		
56	380	INTRX4: SIO receive (Channel 4)	IMCEL	0xFFFF_E038
57	390	INTTX4: SIO transmit (Channel 4)		
58	3A0	INTRTC: RTC	IMCEH	0xFFFF_E03A
59	3B0	INTAD: A/D conversion complete		
60	3C0	INTDMA0: DMA complete (Channel 0)	IMCFL	0xFFFF_E03C
61	3D0	INTDMA1: DMA complete (Channel 1)		
62	3E0	INTDMA2: DMA complete (Channel 2)	IMCFH	0xFFFF_E03E
63	3F0	INTDMA3: DMA complete (Channel 3)		

6.3 Interrupt Detection

When enabled as a STOP/SLEEP wake-up signal, the polarities of INT0–INT4 are programmed in the EMCGxx field of the IMCGxx register within the CG; in this case, the EIMxx field of the IMCx register within the INTC has no effect; it must be set to "high-level sensitive," though. When disabled as a wake-up singnal, the polarities of INT0–INT4 are programmed in the EIMxx field in the INTC's IMCx register. The polarity of INTRTC is always programmed in both the CG and the INTC. All other interrupts are always programmed in the INTC's IMCx register.

Each interrupt source is individually configurable as negative or positive polarity, and as edge-triggered or level-sensitive. When a selected transition is detected, an interrupt request is issued to the INTC (except for the NMI and INTWDT interrupts, which are directly delivered to the TX19 core processor).

It is the responsibility of software (an interrupt handler routine) to determine the cause of an interrupt and to clear the interrupt condition. INTRTC and INT0-INT4 used for STOP/SLEEP wake-up signaling require software access to two registers: the EICRCG register in the CG and the INTCLR register in the INTC. Other interrupts can be cleared by writing its IVR[9:4] value to the INTCLR register located within the INTC. For an external interrupt configured as level-sensitive, software must explicitly address the device in question and clear the interrupt condition. A level-sensitive interrupt signal must be held active until the TX19 core processor reads its interrupt vector from the Interrupt Vector Register (IVR).

6.4 Resolving Interrupt Priority

(1) Seven Interrupt Priority Levels

The Interrupt Mode Control registers (IMCF–IMC0) contain a 3-bit interrupt priority level (ILx) field for each interrupt source, which ranges from level 0 to level 7, with level 7 being the highest priority. Level 0 indicates that the interrupt is disabled.

(2) Interrupt Level Notification

When an interrupt event occurs, the INTC sends its priority level to the TX19 core processor. The processor can determine the priority level of an interrupt being requested by reading the IL field in the CP0 Cause register.

(3) Interrupt Vector (Interrupt Source Notification)

Whenever an interrupt request is made, the INTC automatically sets its vector in the IVR. The TX19 core processor can determine the exact cause of an interrupt by reading the IVR. If multiple interrupt requests occur at the same level, the interrupt with the smallest interrupt number is delivered (see Table 6.1). When no interrupt is pending, the IVR[9:4] field in the IVR contains a value of zero.

When the TX19 core processor responds to a request with an interrupt acknowledge cycle, the INTC forwards the interrupt vector for that interrupt request. At this time, the TX19 core processor saves the priority level value in the CMask field of the CP0 Status register.



6.5 Register Description

Table 6.2 INTC Register Map

Address	Symbol	Register Name	Corresponding Interrupt Number
0xFFFF_E060	INTCLR	Interrupt Request Clear Register	All (63 – 0)
0xFFFF_E040	IVR	Interrupt Vector Register	All (63 – 0)
0xFFFF_E03C	IMCF	Interrupt Mode Control Register F	63 – 60
0xFFFF_E038	IMCE	Interrupt Mode Control Register E	59 – 56
0xFFFF_E034	IMCD	Interrupt Mode Control Register D	55 – 52
0xFFFF_E030	IMCC	Interrupt Mode Control Register C	51 – 48
0xFFFF_E02C	IMCB	Interrupt Mode Control Register B	47 – 44
0xFFFF_E028	IMCA	Interrupt Mode Control Register A	43 – 40
0xFFFF_E024	IMC9	Interrupt Mode Control Register 9	39 – 36
0xFFFF_E020	IMC8	Interrupt Mode Control Register 8	35 – 32
0xFFFF_E01C	IMC7	Interrupt Mode Control Register 7	31 – 28
0xFFFF_E018	IMC6	Interrupt Mode Control Register 6	27 – 24
0xFFFF_E014	IMC5	Interrupt Mode Control Register 5	23 – 20
0xFFFF_E010	IMC4	Interrupt Mode Control Register 4	19 – 16
0xFFFF_E00C	IMC3	Interrupt Mode Control Register 3	15 – 12
0xFFFF_E008	IMC2	Interrupt Mode Control Register 2	11 – 8
0xFFFF_E004	IMC1	Interrupt Mode Control Register 1	7 – 4
0xFFFF_E000	IMC0	Interrupt Mode Control Register 0	3 – 0

6.5.1 Interrupt Vector Register (IVR)

This register indicates the vector for the interrupt source when there is an interrupt event.

IVR (0xFFFF_E040)

	7	6	5	4	3	2	1	0	
Name		IV	RL		_	_		_	
Read/Write									
Reset Value	0	0	0	0	0	0	0	0	
Function	Interrupt ved interrupt								
	15	14	13	12	11	10	9	8	
Name			IV	RH			IV	RL	
Read/Write		R/W R							
Reset Value	0	0	0	0	0	0	0	0	
Function							Interrupt vector for the source of the current interrupt		
	23	22	21	20	19	18	17	16	
Name				IV	RM				
Read/Write				R	W				
Reset Value	0	0	0	0	0	0	0	0	
Function									
	31	30	29	28	27	26	25	24	
Name				IV	RM				
Read/Write				R	W				
Reset Value	0	0	0	0	0	0	0	0	
Function									



6.5.2 Interrupt Mode Control Registers (IMCF-IMC0)

These registers control the interrupt priority level, active polarity, either level or edge sensitivity, and DMA triggering.

IMC0L (0xFFFF_E000)

IMC0H (0xFFFF_E002)

I		7	6	5	4	3	2	1	0	
	Name	_	_	EIM01	EIM00	DM0	IL02	IL01	IL00	
)	Read/Write	_				R/	W			
	Reset Value	_	_	0	0	0	0	0	0	
	Function			Interrupt ser 00: Low leve Must be set	el	DMA trigger 0: Disable 1: Enable	When DM0 = 0 Interrupt Number 0 (Software Set) 000: Interrupt disabled. 001–111: Priority level (1–7) When DM0 = 1 DMAC channel select 000–011: Channel number (0–3) 100–111: Don't use.			
		15	14	13	12	11	10	9	8	
ı	Name		_	EIM11	EIM10	DM1	IL12	IL11	IL10	
	Read/Write	_	_			R/	R/W			
	Reset Value	_	_	0			0	0	0	
	Function			00: Low level t		DMA trigger 0: Disable 1: Enable	When DM0 = 0 Interrupt Number 1 (INT0 pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DM0 = 1 DMAC channel select 000–011: Channel number (0–3) 100–111: Don't use.			
		23	22	21	20	19	18	17	16	
	Name	_	_	EIM21	EIM20	DM2	IL22	IL21	IL20	
)	Read/Write		_			R	W			
ı	Reset Value	_	_	0	0	0	0	0	0	
	Function			Same a (IN	s above T1)	Same as above (INT1)		Number 2 (I ame as abov		
		31	30	29	28	27	26	25	24	
	Name	_		EIM31	EIM30	DM3	IL32	IL31	IL30	
	Read/Write	_				R	W			
1	Reset Value	_	_	0	0	0	0	0	0	
	Function			Same a (IN		Same as above (INT2)	Interrupt Number 3 (INT2 pin) Same as above			

Note 1: Interrupt sensitivity must be programmed when interrupts are enabled.

Note 2: For a complete list of the Interrupt Mode Control registers, see Chapter 19.

Note 3: When an interrupt is used to trigger a DMAC channel, that DMAC channel must be put in Ready state after the programming of the INTC.

6.5.3 Interrupt Request Clear Register (INTCLR)

Loading the EICLR[5:0] field of this register with the IVRL[9:4] value of the IVR causes the corresponding interrupt to be cleared.

INTCLR 0xFFFF_E060)

	7	6	5	4	3	2	1	0	
Name		_	EICLR5	EICLR4	EICLR3	EICLR2	EICLR1	EICLR0	
Read/Write		_		W					
Reset Value		_			_	_		_	
Function			IVRL[9:4] value for an interrupt to be cleared						

Note1: An interrupt request must not be cleared before the TX19 core processor reads the IVR value. Note2: Follow the steps below to disable a particular interrupt with the Interrupt Controller (INTC).

- Globally disable the acceptance of interrupts by the core processor by clearing the IEc bit of the Status register.
- 2. Disable a desired interrupt with the INTC by clearing the ILx[2:0] field of the IMCxx register.
- 3. Execute the SYNC instruction.
- Enable the acceptance of interrupts by the core processor by setting the IEc bit of the Status register.



7. I/O Ports

The TMP1941AF has 46 I/O port pins. All the port pins except a few share pins with alternate functions. They can be individually programmed as general-purpose I/O or dedicated I/O for the on-chip CPU or peripherals. Table 7.1 shows all the I/O port pins available on the TMP1941AF and their shared functions. (There is no Port 6.) Table 7.2 is a summary of register settings used to control the port pins.

Table 7.1 Programmable I/O Ports

Port	Pin Name	# of Pins	Direction	Pull Resistor	Direction Programmability	Alternate Functions
Port 3	P37	1	Input/output	Pullup	Bitwise	
	P40	1	Input/output	Pullup	Bitwise	CS0
	P41	1	Input/output	Pullup	Bitwise	CS1
Port 4	P42	1	Input/output	Pullup	Bitwise	CS2
	P43	1	Input/output	Pullup	Bitwise	CS3
	P44	1	Input/output	_	Bitwise	SCOUT
Port 5	P50-P57	8	Input	_	Fixed	AN0-AN7/ ADTRG (P53)
	P70	1	Input/output		Bitwise	TA0IN/TXD3
	P71	1	Input/output		Bitwise	TA1OUT/RXD3
	P72	1	Input/output		Bitwise	TA2IN/TXD4
Dowt 7	P73	1	Input/output		Bitwise	TA3OUT/RXD4
Port 7	P74	1	Input/output		Bitwise	TB0IN0/INT5
	P75	1	Input/output		Bitwise	TB0IN1/INT6
	P76	1	Input/output		Bitwise	TB0OUT
	P77	1	Input/output		Bitwise	INT0
	P80	1	Input/output		Bitwise	TB1IN0/INT7
	P81	1	Input/output	_	Bitwise	TB1IN1/INT8
	P82	1	Input/output	_	Bitwise	TB1OUT
Dowt 0	P83	1	Input/output	_	Bitwise	TB2IN0INT9
Port 8	P84	1	Input/output	_	Bitwise	TB2IN1/INTA
	P85	1	Input/output	_	Bitwise	TB2OUT (/BOOT in TMP1940FDBF)
	P86	1	Input/output	_	Bitwise	TB3OUT/INTLV
	P87	1	Input/output	_	Bitwise	
	P90	1	Input/output		Bitwise	TXD0
	P91	1	Input/output	_	Bitwise	RXD0
	P92	1	Input/output	_	Bitwise	SCLK0/CTS0
Port 9	P93	1	Input/output		Bitwise	TXD1
Port 9	P94	1	Input/output	_	Bitwise	RXD1
	P95	1	Input/output	_	Bitwise	SCLK1/CTS1
	P96	1	Input/output	_	Bitwise	XT1
	P97	1	Input/output	_	Bitwise	XT2
	PA0-PA3	4	Input/output	_	Bitwise	INT1-INT4
	PA4	1	Input/output	_	Bitwise	
Port A	PA5	1	Input/output	_	Bitwise	SCK
	PA6	1	Input/output	_	Bitwise	SO/SDA
	PA7	1	Input/output	_	Bitwise	SI/SCL



Table 7.2 I/O Port Programmability (1/2)

Port	Pin Name	Direction / Function	I/O	Register Sett	ings
Port	Pili Name	Direction/ Function	Pn	PnCR	PnFC
	AD0-AD7 bus	Input/output	N/A	N/A	N/A
	AD8-AD15 bus	Input/output	N/A	N/A	N/A
	A8-A15 bus	Output	N/A	N/A	N/A
	A16-A23 bus	Output	N/A	N/A	N/A
	RD	Output	N/A	N/A	N/A
	WR	Output	N/A	N/A	N/A
	HWR (Note 1)	Output	N/A	N/A	N/A
	TIWIX (Note 1)	Input (with pullup disabled)	0	N/A	N/A
	WAIT		1	N/A	N/A
		Input (with pullup enabled)		-	
	BUSRQ	Input (with pullup disabled)	0	N/A	N/A
		Input (with pullup enabled)	1	N/A	N/A
	BUSAK	Output	N/A	N/A	N/A
	R/W (Note 1)	Output	N/A	N/A	N/A
Port 3	P37	Input port (with pullup disabled)	0	0	0
1 011 3	1 37	Input port (with pullup enabled)	1	0	0
	P40-P43	Input port (with pullup disabled)	0	0	0
	(Note 1)	Input port (with pullup enabled)	1	0	0
		Output port	X	1	0
Port 4	P40	CS0 output	X	1	1
1 011 4	P41	CS1 output	X	1	1
	P42	CS2 output	X	1	1
	P43	CS3 output	X	1	1
	P44	SCOUT output	X	1	1
	P50-P57	Input port	X		
Port 5		AN[0:7] inputs (Note 2)	X	N/A	
	P53	ADTRG input (Note 3)	X		T
	P70-P77	Input port	X	0	0
		Output port	X	1	0
	P70	TA0IN input	X	0	1
		TXD3 output	X	1	1
	P71	TA1OUT output	X	1	1
		RXD3 input	X	0	1
	P72	TA2IN input	X	0	1
	D70	TXD4 output	X	1	1
	P73	TA3OUT output	X	1	1
Port 7	D74	RXD4 input	X	0	1
	P74	TB0IN0 input	X	0	·
		INT5 input	X	0	Setting unneeded
	P75	TB0IN1 input	X	0	1
		INT6 input	X	0	Setting unneeded
	P76	TB0OUT output	Х	1	1
	P77	Wake-up INT0 input (Note 4)	X	0	1
		INTO input (no wake-up)	X	0	Setting unneeded



Table 7.2 I/O Port Programmability (2/2)

Dowt	Din Name	Function / Direction	I/O	Register Set	tings
Port	Pin Name	Function / Direction	Pn	PnCR	PnFC
	P80-P87	Input port	Х	0	0
		Output port	Х	1	0
		TB1IN0 input	Х	0	1
	P80	INT7 input	Х	0	Setting unneeded
	P81	TB1IN1 input	Х	0	1
		INT8 input	Х	0	Setting unneeded
Port 8	P82	TB1OUT output	Х	1	1
	P83	TB2IN0 input	X	0	1
		INT9 input	Х	0	Setting unneeded
	P84	TB2IN1 input	Х	0	1
		INTA input	Х	0	Setting unneeded
	P85	TB2OUT output	Х	1	1
	P86	TB3OUT output	Х	1	1
	P90-P95	Input port	Х	0	0
		Output port	Х	1	0
	P90	TXD0 output	Х	1	1
	P91	RXD0 input	Х	0	N/A
	P92	SCLK0 output	Х	1	1
		CTS0 /SCLK0 input	Х	0	1
Port 9	P93	TXD1 output	Х	1	1
	P94	RXD1 input	Х	0	N/A
	P95	SCLK1 output	Х	1	1
		CTS1/SCLK1 input	X	0	1
	P96-P97	Input port	X	0	
		Output port (Note 5)	X	1	N/A
		XT1-XT2 (Note 6)	X	0	
	PA0-PA7	Input port	X	0	0
		Output port	X	1	0
	PA0-PA3	Wake-up INT1-INT4 inputs (Note 4)	Х	0	Setting unneeded
		INT1-INT4 inputs (no wake-up)	Х	0	
Port A	PA5	SCK input	Х	0	1
		SCK output	Х	1	1
	PA6	SDA input	X	0	0
		SDA output (Note 5)/SO output	Х	1	1
	PA7	SI input/SCL input	Х	0	0
		SCL output (Note 7)	X	1	1

X: Don't care

Pn: Port n Register, PnCR: Port n Control Register, PnFC: Port n Function Register



- Note 1: \overline{HWR} , R/ \overline{W} and P40 to P43 have their internal pullup resistors enabled when the corresponding P4FC register bit is set and when the bus is released.
- Note 2: When P50-P57 are configured as analog channels of the ADC, the ADCH[2:0] field in A/D Mode Control Register 1 (ADMOD1) is used to select a channel(s). See Section 15.1.
- Note 3: When P53 is configured as ADTRG, the ADTRGE bit in the ADMOD1 register is used to enable and disable the external trigger input to the ADC.
- Note 4: When INT0-INT4 are enabled for a wake-up from STOP mode with the SYSCR2.DRIVE bit cleared (undriven pins), the corresponding bit in the PnFC must be set.
- Note 5: When P96–P97 are configured as output ports, they function as open-drain outputs.
- Note 6: When P96-P97 are configured as XT1-XT2, the SYSCR0 register must be programmed to enable oscillation, etc.
- Note 7: When PA6 and PA7 are configured as SDA and SCL outputs for the SBI, the ODEA[7:6] field in the Open-Drain Enable (ODE) register can be used to configure them as either push-pull or open-drain ouptuts. Upon reset, the default is push-pull. See Section 7.11.



7.1 Address/Data Bus Bits 0-7 (AD0-AD7)

AD0-AD7 function as bits 0-7 of the address/data bus. The address bits 0-7 (A0-A7) and the data bits 0-7 (D0-D7) are multiplexed onto these pins.




Figure 7.1 Address/Data Bus Bits 0-7 (AD0-AD7)

7.2 Address/Data Bus Bits 8–15 (AD8–AD15) / Address Bus Bits 8–15 (A8–A15)

These pins function as either AD[8:15] bits of the address/data bus or the A[8:15] bits of the address bus, depending on the logic state of the AM0 pin. When AM0 is at logic 0 (i.e., 16-bit data bus or mixed 8/16-bit data bus), these pins always function as the AD[8:15] bits of the address/data bus. When AM0 is at logic 1 (i.e., 8-bit data bus), these pins always function as the A[8:15] bits of the address bus.




Figure 7.2 Address/Data Bus Bits 8–15 (AD8–AD15) / Address Bus Bits 8–15 (A8–A15)



7.3 Address Bus Bits 16-23 (A16-A23)

These pins always function as A[16:23] bits of the address bus.





Figure 7.3 Address Bus Bits 16-23 (A16-A23)

7.4 \overline{RD} , \overline{WR} , \overline{HWR} , \overline{WAIT} , \overline{BUSRQ} , \overline{BUSAK} , R/\overline{W}

These pins always function as bus control signals. Upon reset, the internal pullup resistors of the \overline{WAIT} and \overline{BUSRQ} pins are enabled; the pullup resistors can be disabled by clearing the corresponding bits in the P3 register. \overline{HWR} and R/\overline{W} are held at logic 1 while $\overline{BUSAK}=0$.






Figure 7.4 RD, WR, HWR, BUSAK, R/W




Figure 7.5 WAIT/BUSRQ

Pullup Control Register

P3 (0xFFFF_F018)

-	_
_	

0: Pullup disabled 1: Pullup enabled

Note: The Pullup Control and P3 registers are physically the same register. Bit 7 of this register controls the internal pullup register of Port 37.

Figure 7.6 WAIT / BUSRQ Pullup Control Register



7.5 Port 37

Port 37 functions as a general-purpose I/O pin. Port 37 can be configured as an input or an output by programming the P3CR register. Upon reset, the Output Latch P37 is set to 1 and the P37C bit in the P3CR register is cleared, configuring Port37 for input mode with pullup.




Figure 7.7 Port 37

Port 3 Register

P3 (0xFFFF_F018)

		7	6	5	4	3	2	1	0
	Name	P37	_	_	_	_	_	_	_
)	Read/Write	R/W			R/W	R/W			
	Reset Value	1			1	1			
	Functoin	0: Pullup disabled							
		1: Pullup enabled							

Note: The P3 and $\overline{WAIT}/\overline{BUSRQ}$ Pullup Control registers are physically the same register. Bits 3 and 4 control the internal pullup resistors of \overline{WAIT} and \overline{BUSRQ} .

Port 3 Control Register

P3CR (0xFFFF_F01A)

	7	6	5	4	3	2	1	0
Name	P37	_	_	_	_	_	_	_
Read/Write								
Reset Value	0							
Function	0: IN 1: OUT	Must be written as 1.	Must be written as 1.	Must be written as 0.	Must be written as 0.	Must be written as 1.		

Figure 7.8 Port 37 Registers



7.6 Port 4 (P40–P44)

P40–P43 can be individually programmed to function as either discrete general-purpose I/O pins or programmable chip select ($\overline{CSO} - \overline{CS3}$) pins. P44 can be programmed to function as either a general-purpose I/O pin or a system clock output (SCOUT) pin.

The P4CR and P4FC registers select the direction and function of the Port 4 pins. Upon reset, the P4CR and P4FC register bits are cleared, configuring all the Port 4 pins as input port pins; P40–P43 have an internal pullup resistor. Upon reset, the Output Latch (P4) is set to all 1s.




Figure 7.9 Port 4 (P40-P43)




Figure 7.10 Port 4 (P44)



Port 4 Register

P4 (0xFFFF_F01E)

	7	6	5	4	3	2	1	0
Name	_	_	_	P44	P43	P42	P41	P40
Read/Write		_	_	R/W				
Reset Value	_	_	_		Input mode			
	_	_	_	1 1 (Pullup) 1 (Pullup) 1 (Pullup) 1 (Pullup)				

Port 4 Control Register

P4CR (0xFFFF_F020)

		7	6	5	4	3	2	1	0
	Name		_	_	P44C	P43C	P42C	P41C	P40C
)	Read/Write	_	_	_			W		
- 1	Reset Value	_	_	_	0	0	1	0	0
		_	_	_		0: IN		1: OUT	

Port 4 Function Register

P4FC (0xFFFF_F021)

		7	6	5	4	3	2	1	0
	Name	_	—	—	P44F	P43F	P42F	P41F	P40F
)	Read/Write		—	—			W		
	Reset Value	_	—	—	0	0	1	0	0
	Function				0: Port		0: Port		
					1: SCOUT		1: CS		




Figure 7.11 Port 4 Registers



7.7 Port 5 (P50–P57)

Eight Port 5 pins are input-only pins shared with the analog input pins of the A/D Converter (ADC). P53 is also shared with the A/D trigger input pin.




Figure 7.12 Port 5 (P50-P57)

Port 5 Register

P5 (0xFFFF_F025)

	7	6	5	4	3	2	1	0
Bit Symbol	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write				F	₹			
After reset				Input	mode			

Figure 7.13 Port 5 Register

Note 1: A/D Mode Control Register 1 (ADMOD1) is used to select an A/D converter input channel(s) and to enable the A/D trigger input. See Section 15.1.

Note 2: When P53 is used as the A/D trigger Input (ADTRG) pin, P53 (AN3) can not function as an analog input.



7.8 Port 7 (P70-P77)

Eight Port 7 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all Port 7 pins are configured as input port pins. Alternatively, P70 and P72 can each be programmed as either the TXD output from an SIO channel or the clock input (TA0IN or TA2IN) to an 8-bit timer. P71 and P73 can each be programmed as either the RXD input to an SIO channel or the timer output (TA1OUT or TA3OUT) from an 8-bit timer. P74 and P75 can each be programmed as either the clock input (TB0IN0 or TB0IN1) to a 16-bit timer or an external interrupt request pin (INT5 or INT6). P76 can be programmed as the timer flip-flop output (TB0OUT) from a 16-bit timer. P77 can be programmed as an external interrupt request pin (INT0).

The P7CR and P7FC registers select the direction and function of the Port 7 pins. A reset sets the Output Latch (P7) to all 1s, and clears the P7CR and P7FC register bits, configuring all Port 7 pins as input port pins. When INTO is used as a wake-up from STOP mode with the SYSCR2.DRVE bit cleared, the P7FC.P77F bit must be set to 1.




Figure 7.14 Port 7 (P70, P72)




Figure 7.15 Port 7 (P71, P73, P74, P75)




Figure 7.16 Port 7 (P76, P77)



Port 7 Register

P7 (0xFFFF_F02B)

		7	6	5		4		3		2	1	0
	Name	P77	P76	P75		P74		P73		P72	P71	P70
3)	Read/Write					F	R/W	I				
1	Reset Value			Input i	mod	e (The O	ıtpı	ut Latch is	se	t to 1.)		
	,	1	1	1		1		1		1	1	1

Port 7 Control Register

P7CR (0xFFFF_F02E)

	7	6		5		4		3	2	1	0
Name	P77C	P76C		P75C		P74C		P73C	P72C	P71C	P70C
Read/Write							W				
Reset Value	0	0		0		0		0	0	0	0
Function			0	: IN	1	: OUT					

→ Port 7 Direction Settings

0 Input

1 Output

Port 7 Function Register

P7FC (0xFFFF_F02F)

				- 3		-		
	7	6	5	4	3	2	1	0
Name	P77F	P76F	P75F	P74F	P73F	P72F	P71F	P70F
Read/Write					W			
Reset Value	0	0	0	0	0	0	0	0
Function	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	1: Wake-up	1: TB0OUT	1: TB0IN1	1: TB0IN0	1: TA3OUT	1: TA2IN	1: TA1OUT	1: TAOIN
	INT0				1: RXD4	1: TXD4	1: RXD3	1: TXD3
NT0 Settings								
P7FC.P77F	1							
P7CR.P77C	0							
Note: Required	d to exit STOP	mode,						
with SYS	SCR2.DRVE cl	eared.						
Otherwis	se, unneeded.							
FDOOLIT Carrie								
FB0OUT Settir P7FC.P76F	ngs 1	-,						
	1	- _						
P7CR.P76C	<u> </u>							
B0IN1 Setting	ns							
P7FC.P75F	1							
P7CR.P75C	0							
		<u></u>						
ΓΒ0ΙΝ0 Setting								
P7FC.P74F	1							
P7CR.P74C	0							
OVD4 Cottings		TASOLIT	Cottings					
RXD4 Settings P7FC.P73F	1	P7FC.P7		1				
P7CR.P73C	0	P7CR.P7		1 +				
1 7 511.1 7 50		1 7013.1		'				
TA2IN Settings	3	TXD4 Set	tinas					
P7FC.P72F	1	P7FC.P7	72F	1				
P7CR.P72C	0	P7CR.P7		1 +				
RXD3 Settings		TA1OUT	Settings					
P7FC.P71F	1	P7FC.P7		1				
P7CR.P71C	0	P7CR.P7	71C	1 ←				
TA0IN Settings		TXD3 Set						
P7FC.P70F	1	P7FC.P7		1				
P7CR.P70C	0	P7CR.P7	70C	1 <				

Figure 7.17 Port 7 Registers



7.9 Port 8 (P80-P87)

Eight Port 8 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all Port 8 pins are configured as input port pins, and the Output Latch (P8) is set to all 1s. Port 8 pins (except P87) can be programmed as clock inputs to 16-bit timers, timer flip-flop outputs from 16-bit timers, or external interrupt request pins (INT7 through INTA).

Setting the P8FC register bits configures the Port 8 pins for dedicated functions. A reset clears all the P8CR and P8FC register bits, configuring all Port 8 pins as input port pins.




Figure 7.18 Port 8 (P80~P87)



Port 8 Register

P8 (0xFFFF_F030)

		7	6	-	5	4	3	2	1	0
	Name	P87	P86		P85	P84	P83	P82	P81	P80
)	Read/Write					R	W			
	Reset Value				Input me	ode (The Out	tput Latch is	set to 1.)		

Port 8 Control Register

P8CR (0xFFFF_F032)

	7	6	5	4	3	2	1	0
Name	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
Read/Write					W			
Reset Value	0	0	0	0	0	0	0	0
Function				0: IN	1: OUT			

Port 8 Direction Settings

0 Input

1 Output

Port 8 Function Register

P8FC (0xFFFF_F033)

			0 1 01101101					
	7	6	5	4	3	2	1	0
Name	_	P86F	P85F	P84F	P83F	P82F	P81F	P80F
Read/Write					W			
Reset Value		0	0	0	0	0	0	0
Function	Must be	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	written as 0.	1: TB3OUT	1: TB2OUT	1: TB2IN1	1: TB2IN0	1: TB1OUT	1: TB1IN1	1: TB1IN0
		-	-	•	•	TB1OUT Se	ettinas	•
						P8FC.P82I	=	1
						P8CR.P82	С	1
TB3OUT Setti	ngs	\downarrow				TB2OUT Se	ettings	
P8FC.P86F 1						P8FC.P85I	=	1
P8CR.P86C 1						P8CR.P85	С	1

Figure 7.19 Port 8 Registers



7.10 Port 9 (P90-P97)

• P90-P95

P90-P95 can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, P90-P95 are configured as input port pins, and the corresponding Output Latch (P9) bits are set to 1.

Setting the bits in the P9FC register configures the corresponding pin for SIO input or output pins. A reset clears the relevant P9CR and P9FC bits, configuring P90–P95 as input port pins.

• P96-P97

P96 and P97 function as general-purpose I/O pins. As output ports, P96 and P97 are configured as open-drain outputs.

Upon reset, the relevant Output Latch (P9) bits are set to 1, and the P9CR register bits are set, causing P96 and P97 to assume the high-impedance state.

P96 and P97 can also be used as the XT1 and XT2 pins; in this case, a low-frequency crystal is connected between XT1 and XT2 to provide for Dual-Clock mode, which is controlled through System Clock Control Registers 0 and 1 (SYSCR0 and SYSCR1).

(1) P90 (TXD0) and P93 (TXD1)

P90 and P93 can be programmed to function as either general-purpose I/O pins or TXD output pins for SIO channels. P90 and P93 are configurable as open-drain outputs.




Figure 7.20 Port 9 (P90, P93)



(2) P91 (RXD0) and P94 (RXD1)

P91 and P94 can be programmed to function as either general-purpose I/O pins or RXD input pins for SIO channels.




Figure 7.21 Port 9 (P91, P94)



(3) P92 (SCLK0/ $\overline{\text{CTS0}}$) and P95 (SCLK1/ $\overline{\text{CTS1}}$)

P92 and P95 can be programmed to function as general-purpose I/O pins, or SCLK clock input or output pins or $\overline{\text{CTS}}$ input pins for SIO channels.




Figure 7.22 Port 9 (P92, P95)



(4) P96 (XT1) and P97 (XT2)

P96 and P97 function as general-purpose I/O pins. Alternatively, P96 and P97 can be used as the XT1 and XT2 pins for connecting a low-frequency crystal.




Figure 7.23 Port 9 (P96, P97)



Port 9 Register

P9 (0xFFFF_F031)

		7	6	5		4	į	3	2) -		1	()
	Name	P97	P96	P95	F	94	Р	93	P9)2	F	91	P!	90
)	Read/Write					R/	/W							
	Reset Value	Outpu	ıt mode					Input	mode					
		1	1	1		1		1	1			1	,	1

Port 9 Control Register

P9CR (0xFFFF_F034)

	7		6		5		4	3	2	1	0
Name	P97C	P9	96C		P95C		P94C	 P93C	P92C	 P91C	P90C
Read/Write							W				
Reset Value	1		1		0		0	0	0	0	0
Function				0:	IN	1	: OUT				

Port 9 Direction Settings Input Output

Port 9 Function Register

P9FC (0xFFFF_F035)

	7	6	5	4	3	2	1	0
Name	_	_	P95F	_	P93F	P92F	_	P90F
Read/Write				\	N			
Reset Value	_	_	0	_	0	0	—	0
Function		Ē	0: Port 1: SCLK1 output or CTS1/ SCLK1 input			0: Port 1: SCLK0 output or CTS0 / SCLK0 input		0: Port 1: TXD0

CTS1/SCLK1 Input	Settings	SCLK1 Output Settin	ngs ←
P9FC.P95F	1	P9FC.P95F	1
P9CR.P95C	0	P9CR.P95C	1

		P9FC.P90F			
		P9CR.P90C	1		
					
 CTS1/SCLK0 Input 	Settings	SCLK0 Output Settir	ngs		
P9FC.P92F	1	P9FC.P92F	1		

TXD0 Output Settings

P9CR.P92C

TXD1 Output Settings P9FC.P93F P9CR.P93C

Note 1: Setting bit 0 of the Open-Drain Enable (ODE) register configures the TXD0 pin as an open-drain output. Setting bit 1 of the ODE register configures the TXD1 pin as an open-drain output. See

The P91/RXD0 and P94/RXD1 pins do not have bits for selecting pin functions. These pins can be continuously used as shared input port and serial data input pins.

P9CR.P92C

Note 2: Low-speed oscillator consideration

Section 7.11.

When a low-frequency crystal is connected between XT1 (P96) and XT2 (P97), the following register settings are required to reduce power consumption:

When a crystal is connected between XT1 and XT2:

P9CR.P96C-P97C = 11 P9.P96-P97 = 00

When XT1 is driven with an external clock:

P9CR.P96C-P97C = 11

P9.P96-P97 = 10

Figure 7.24 Port 9 Registers



7.11 Port A (PA0-PA7)

Eight Port A pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all Port A pins are configured as input port pins.

Alternatively, PA0-PA3 can be programmed as external interrupt request pins (INT1-INT4), and PA5-PA7 as the Serial Bus Interface (SBI) pins.

Setting the PAFC register bits configures the corresponding Port 8 pins for dedicated functions. A reset clears all the PACR and PAFC register bits, configuring all Port A pins as input port pins.

When INT1-INT4 are used as a wake-up from STOP mode with the SYSCR2.DRVE bit cleared, the corresponding bits in the PAFC register must be set to 1.

Port A can act as an interface to the DSU ICE.




Figure 7.25 Port A (PA0-PA4)




Figure 7.26 Port A (PA5-PA6)




Figure 7.27 Port A (PA7)



Port A Register

PA (0xFFFF_F036)

	7	6	5		4		3	2	1	0
Name	PA7	PA6	PA5	F	PA4		PA3	PA2	PA1	PA0
Read/Write	R/W									
Reset Value	Input mode (The Output Latch set to 1.)									

Port A Control Register

PACR (0xFFFF_F038)

	7	6	5	4	3	2	1	0
Name	PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C
Read/Write				٧	٧			
Reset Value	0	0	0	0	0	0	0	0
Function			0: IN	1: OUT				

Port A Direction Settings

0 Input

1 Output

Port A Function Register

PAFC (0xFFFF_F039)




Figure 7.28 Port A Registers



7.12 Open-Drain Output Control

The TXD output pins (P70, P72, P90 and P93) of the SIO, and the SO/SDA (PA6) and SI/SCL (PA7) pins of the Serial Bus Interface (SBI) can be configured as either push-pull or open-drain outputs.

Open-Drain Enable Register

ODE (0xFFFF_F050)

		-							
	7	6	5	4	3	2	1	0	
Name	_	_	ODE72	ODE70	ODEA7	ODEA6	ODE93	ODE90	
Read/Write	_	_		R/W					
Reset Value	_	_	0	0	0	0	0	0	
Function			P72	P70	PA7	PA6	P93	P90	
			0: Push- pull						
			1: Open- drain						

Figure 7.29 Open-Drain Enable Register



8. External Bus Interface

The TMP1941AF contains external bus interface logic that handles the transfer of information between the internal busses and the memory or peripherals in the external address space. It consists of the External Bus Interface (EBIF) logic and the Chip Select/Wait Controller.

The CS/Wait Controller provides four programmable chip select signals, with variable block sizes. The chip select function supports automatic wait-state generation and data bus sizing (8-bit or 16-bit) for each of the four address blocks and the rest of the external address locations.

The EBIF logic controls the timing of the external bus, based on the settings of the CS/Wait Controller. The EBIF logic also performs dynamic bus sizing and bus arbitration.

(1) Wait-state generation

Individually programmable for each address block

- Automatic insertion of up to seven wait cycles
- WAIT pin

(2) Data bus width

Individually programmable (8-bit or 16-bit) for each address block

(3) Read recovery cycles

Individually programmable (to up to 2 cycles) for each address block. Read recovery cycles are dummy cycles inserted between two consecutive external bus cycles.

(4) ALE pulse width

Selectable ALE pulse width (0.5 or 1.5 cycles). This setting applies to all the address blocks.

(5) Bus arbitration

• When AM0 = 0

The TMP1941AF has either a mixed 8/16-bit data bus or the 16-bit data bus. The program memory accessed after reset must be connected with the TMP1941AF with a 16-bit data bus.

• When AM1 = 1

The TMP1941AF has a 8-bit data bus. When AM1 is at logic 1, the data bus width settings in the Chip Select/Wait Control registers are ignored.

8.1 Address and Data Buses

8.1.1 Supported Configurations

For external memory interface, Port 0 (AD0–AD7), Port 1 (AD8–AD15/A8–A15) and Port 2 (A16–A23/A0–A7) pins can be configured as the address and data buses. The TMP1941AF supports the following four bus configurations.

When AM1 = 0 and AM0 = 1, the address and data buses are configured as shown in (1) below. When AM1 = 0 and AM0 = 0, the address and data buses are configured as shown in (2) below.

		(1)	(2)
Address L	ines	24 Max (16 Mbytes)	24 Max (16 Mbytes)
Data Lines	3	8	16
Multiplexed Address/D		8	16
n.	Port 0	AD0-AD7	AD0-AD7
Pin Functions	Port 1	A8–A15	AD8-AD15
Turictions	Port 2	A16-A23	A16-A23
		A23-8 A23-8	A23-16 A23-8
Timing Dia	agram	AD7-0 (A7-0) (D7-0)	AD15-0 (A15-0) (D15-0)
		ALE	ALE
		RD	RD

- Note 1: Because the data bus is multiplied with the address bus, even in the C and D configurations, address bits also appear on the AD bus prior to the data being accepted or provided.
- Note 2: Upon reset, all of Ports 0–2 are configured as general-purpose input ports; programming is required to use them as address or data bus pins.
- Note 3: Address and data bus configurations are selectable through the programming of the P1CR, P1FC, P2CR and P2FC registers.

8.1.2 States of the Address Bus During On-Chip Address Accesses

While an on-chip address is being accessed, the address bus maintains the previous address externally presented. During this time, the address/data bus assumes the high-impedance state.



8.2 External Bus Operation

This section describes external bus operations. In the timing diagrams which follow, A23–A16 is the address bus, and AD15–AD0 is the address/data bus.

This section only provides a functional description of the bus; refer to Section 18, AC Electrical Characteristics, for detailed timing specifications.

8.2.1 Basic Bus Operation

While the TMP1941AF provides a total of three clock cycles to perform a read or write, it also allows the bus cycle to be extended by inserting wait states.

Figure 8.1 shows external bus read timing. Figure 8.2 shows external bus write timing. While an onchip address is being accessed, the external address bus maintains the previous value with the ALE pin kept inactive. During this time, the address/data bus assumes the high-impedance state, and bus control signals such as \overline{RD} and \overline{WR} remain inactive.




Figure 8.1 Read Cycle Timing




Figure 8.2 Write Cycle Timing

Note: tsys is the system clock period.



8.2.2 Wait Timing

The CS/Wait Controller provides two ways to insert wait states in a bus cycle. Each address block can be programmed either:

- to insert required number of wait state cycles (up to seven cycles), or
- to use the WAIT pin to insert wait states dynamically on a cycle basis Following are bus cycle timing diagrams with wait states.




Figure 8.3 Read Cycle Timing (with Zero and One Wait State Cycle)




Figure 8.4 Read Cycle Timing (with 1 + N Wait States; N=1)




Figure 8.5 Write Cycle Timing (with Zero and One Wait State Cycle)




Figure 8.6 Write Cycle Timing (with 1 + N Wait State Cycles; N=1)



8.2.3 ALE Pulse Width

The ALE pulse width is programmed to 0.5 or 1.5 clock cycles through the ALESEL bit of the SYSCR3 register within the CG. The default is 1.5 cycles. This setting applies to the whole external address space.




Figure 8.7 ALE Pulse Width

Figure 8.8 shows read cycle timing, with the ALE width programmed to 0.5 and 1.5 clock cycles.




Figure 8.8 Read Cycle Timing (ALE = 0.5 and 1.5 Clock Cycles)



8.2.4 Read Recovery Time

Following an external bus read cycle, a certain recovery time may be required before initiating the next external bus cycle. To allow for a read recovery time, one or two dummy cycles can be inserted between back-to-back bus cycles. (Dummy cycles can only be inserted immediately after a read.)

Between an external read and an external read:

 Between an external read and an external write:
 After an external write:
 No dummy cycle

Dummy cycle insertion is programmable in the CS/Wait Controller.




Figure 8.9 Read Recovery Time

Dummy cycles insert idle cycles between transfers to enable slow off-chip peripherals to remove data from the data bus before the next transfer begins. This provides a sufficient time after the \overline{RD} strobe for the previous read is deasserted until the address for the next read or write is placed on the address bus. Figure 8.10 shows bus cycle timing with one and two dummy cycles inserted into bus cycles.




Figure 8.10 Read Cycle Timing (with Dummy Cycles Inserted)



8.3 Bus Arbitration

The TMP1941AF provides support for an external bus master to take control of the external bus. Two bus arbitration control signals, \overline{BUSRQ} and \overline{BUSAK} , are used to determine the bus master. One or more of the external devices on the bus can have the capability of becoming bus master for the external bus, but not the TMP1941AF internal bus.

8.3.1 Bus Access Control

External bus masters can gain control of the external bus, but not the TMP1941AF internal bus (G-Bus). Thus, external bus masters cannot access the TMP1941AF's on-chip memory and peripherals. The External Bus Interface (EBIF) logic in the TMP1941AF manages the arbitration of the external bus; the CPU and on-chip DMAC do not participate in any way in this bus arbitration. During external bus mastership, the CPU and the on-chip DMAC can access the internal memory (RAM and ROM) and registers.

Once an external device assumes bus mastership, the CPU or the on-chip DMAC has no way to regain the bus until the external bus master releases the bus. If the CPU or the on-chip DMAC issues an external memory access request, it is forced to wait until the TMP1941AF regains the bus. Therefore, should \overline{BUSRQ} be left asserted for a long time, the TMP1941AF might suffer system lockups.

8.3.2 Bus Arbitration Flow

External devices capable of becoming bus masters assert \overline{BUSRQ} to request the bus. The TMP1941AF samples \overline{BUSRQ} at the end of each external bus cycle, as seen on its internal bus (G-Bus). When the TMP1941AF has made an internal decision to grant the bus, it asserts \overline{BUSAK} to indicate to the requesting device that the bus is available. At the same time, the TMP1941AF puts the address bus, the data bus and bus control signals in the high-impedance state.

A load or store may require multiple bus cycles, depending on the port size of the addressed device (dynamic bus sizing). In that case, the TMP1941AF does not grant the bus until the entire transfer is complete.

The TMP1941AF, if so programmed, automatically inserts dummy cycles between back-to-back bus cycles to allow for sufficient read recovery time. In dummy cycles, the TMP1941AF has already internally initiated a bus cycle on the G-Bus for the next external access. The TMP1941AF can only accept an external bus request at the boundary of an internal G-Bus bus cycle. Therefore, if \overline{BUSRQ} is asserted during a dummy cycle, the TMP1941AF grants the bus after it completes the next external bus cycle.

An external bus master must keep BUSRQ asserted until it is granted the bus.

A timing diagram of the bus arbitration sequence is shown in Figure 8.11.




Figure 8.11 Bus Arbitration Timing Diagram

- 1. BUSRQ is sampled high.
- 2. The TMP1941AF recognizes the assertion of \overline{BUSRQ} .
- 3. The TMP1941AF asserts \overline{BUSAK} at the completion of the current bus cycle. The external bus master recognizes \overline{BUSAK} and assumes bus mastership to start a bus transfer.

8.3.3 Relinquishing the bus

When the external bus master has completed its bus transactions, it deasserts \overline{BUSRQ} to relinquish the bus to the TMP1941AF. Figure 8.12 shows the timing for an external bus master to relinquish the bus.




Figure 8.12 External Bus Master Relinquishing the Bus

- 1. The external bus master has control of the bus.
- 2. When the external bus master no longer needs the bus, it deasserts \overline{BUSRQ} .
- 3. In response to the deassertion of \overline{BUSRQ} , the TMP1941AF deasserts \overline{BUSAK} .



9. Chip Select/Wait Controller

The TMP1941AF supports direct connections to ROM and SRAM devices.

The TMP1941AF provides four programmable chip select signals. Programmable features include variable block sizes, data bus width, wait state insertion, and dummy cycle insertion for back-to-back bus cycles.

 $\overline{\text{CSO}}$ – $\overline{\text{CS3}}$ (multiplexed with P40–P43) are the chip select output pins for the CS0–CS3 address ranges. These chip select signals are generated when the CPU or on-chip DMAC issues an address within the programmed ranges. The P40–P43 pins must be configured as $\overline{\text{CSO}}$ – $\overline{\text{CS3}}$ by programming the Port A Control (P4CR) register and the Port 4 Function (P4FC) register.

Chip select address ranges are defined in terms of a base address and an address mask. There is a Base/Mask Address (BMAn) register for each of the four chip select signals, where n is a number from 0 to 3.

There is also a set of three Chip Select/Wait Control registers, B01CS, B23CS and BEXCS, each of which consists of a master enable bit, a data bus width bit, a wait state field and a dummy cycle field.

External memory devices can also use the \overline{WAIT} pin to insert wait states and consequently prolong read and write bus cycles.

9.1 Programming Chip Select Ranges

Each of the four chip select address ranges is defined in the BMAn register. The basic chip select model allows one of the chip select output signals ($\overline{CSO} - \overline{CS3}$) to assert when an address on the address bus falls within a particular programmed range. The B01CS register defines specific operations for \overline{CSO} and \overline{CSI} , and the B23CS register defines specific operations for \overline{CSO} and \overline{CSO} (see Section 9.2).

9.1.1 Base/Mask Address Registers (BMA0–BMA3)

The organizations of the BMAn registers are shown in Figure 9.1 and Figure 9.2. The base address (BAn) field specifies the starting address for a chip select. Any set bit in the address mask field (MAn) masks the corresponding base address bit. The address mask field determines the block size of a particular chip select line. The address is compared on every bus cycle.

(1) Base address

The base address (BAn) field specifies the upper 16 bits (A31–A16) of the starting address for a chip select. The lower 16 bits (A15–A0) are assumed to be zero. Thus, the base address is any multiple of 64 Kbytes starting at 0x0000_0000. Figure 9.3 shows the relationships between starting addresses and the BMAn values.

(2) Address mask

The address mask field defines whether any particular bits of the address should be compared or masked. Any set bit masks the corresponding base address bit. The address compare logic uses only the address bits that are not masked (i.e., mask bit cleared to 0) to detect an address match. Address bits that can be masked (i.e., supported block sizes) differ for the four chip select spaces as follows:

CS0 and CS1 spaces: A29–A14 CS2 and CS3 spaces: A30–A15

The address mask field defines the block size of a particular chip select line.

Note: Use physical addresses in the BMAn registers.



Base/Mask Address Registers

BMA0 (0xFFFF_E400)

	7	6	5	4	3	2	1	0					
Name				MA0 (A2	.9 – A14)								
Read/Write				R/	W								
Reset Value	1	1	1	1	1	1	1	1					
Function		CS0 block s	ize 0	: The addres	s compare l	ogic uses thi	s address bit	-					
	15	14	13	12	11	10	9	8					
Name		MA0 (A29 – A14)											
Read/Write		R/W											
Reset Value	0 0 0 0 0 0 1												
Function	Must be written as 0.												
	23	22	21	20	19	18	17	16					
Name				В	40								
Read/Write				R/	W								
Reset Value	0	0	0	0	0	0	0	0					
Function			A23-A1	6 of the star	ting address	for CS0							
	31	30	29	28	27	26	25	24					
Name				В	۹0								
Read/Write				R/	W								
Reset Value	0	0	0	0	0	0	0	0					
Function			A31–A2	24 of the star	ting address	for CS0							

BMA1 (0xFFFF_E404)

	7	6	5	4	3	2	1	0		
Name				MA1 (A2	29 – A14)					
Read/Write				R/	W					
Reset Value	1	1	1	1	1	1	1	1		
Function		CS1 block s	ize 0	: The addres	s compare l	ogic uses thi	s address bit	-		
	15	14	13	12	11	10	9	8		
Name		MA1 (A29 – A14)								
Read/Write				R	W					
Reset Value	0	0	0	0	0	0	1	1		
Function	Must be written as 0.									
	23	22	21	20	19	18	17	16		
Name				В	A1					
Read/Write				R	W					
Reset Value	0	0	0	0	0	0	0	0		
Function			A23-A1	6 of the star	ting address	for CS1				
	31	30	29	28	27	26	25	24		
Name				В	A1					
Read/Write				R	W					
Reset Value	0	0	0	0	0	0	0	0		
Function			A31-A2	24 of the star	ting address	for CS1				

Note: Bits 10–15 in the BMA0 and BMA1 must be written as zeros. The CS0 and CS1 block sizes can vary from 16 Kbytes to 1 Gbytes. However, the TMP1941AF supports only 16 Mbytes of external address space. Therefore, bits 10–15 in the BMA0 and BMA1 must be cleared so that A24–A29 of an address will not be masked.

Figure 9.1 Base/Mask Address Registers (BMA0 and BMA1)



BMA2 (0xFFFF_E408)

	7	6	5	4	3	2	1	0		
Name				MA2 (A3	0 – A15)					
Read/Write				R/	W					
Reset Value	1	1	1	1	1	1	1	1		
Function		CS2 block s	ize 0	: The addres	s compare l	ogic uses thi	s address bit	t.		
	15	14	13	12	11	10	9	8		
Name		MA2 (A30 – A15)								
Read/Write		R/W								
Reset Value	0	0	0	0	0	0	0	1		
Function	Must be written as 0.									
	23	22	21	20	19	18	17	16		
Name				В	A 2					
Read/Write				R/	W					
Reset Value	0	0	0	0	0	0	0	0		
Function			A23-A1	6 of the star	ting address	for CS2				
	31	30	29	28	27	26	25	24		
Name				В	A 2					
Read/Write	R/W									
Reset Value	0	0	0	0	0	0	0	0		
Function			A31-A2	24 of the star	ting address	for CS2				

BMA3 (0xFFFF_E40C)

	7	6	5	4	3	2	1	0		
Name		<u>u</u>	ų.	MA3 (A3	0 – A15)	ı				
Read/Write				R/	W					
Reset Value	1	1	1	1	1	1	1	1		
Function		CS3 block s	ize 0	: The addres	s compare l	ogic uses thi	s address bit			
	15	14	13	12	11	10	9	8		
Name		MA3 (A30 – A15)								
Read/Write		R/W								
Reset Value	0	0	0	0	0	0	0	1		
Function	Must be written as 0.									
	23	22	21	20	19	18	17	16		
Name				В	43					
Read/Write				R/	W					
Reset Value	0	0	0	0	0	0	0	0		
Function			A23-A1	6 of the star	ting address	for CS3				
	31	30	29	28	27	26	25	24		
Name				В	43					
Read/Write				R/	W					
Reset Value	0	0	0	0	0	0	0	0		
Function	•	•	A31-A2	24 of the star	ting address	for CS3		•		

Note: Bits 9–15 in the BMA2 and BMA3 must be written as zeros. The CS2 and CS3 block sizes can vary from 32 Kbytes to 1 Gbytes. However, the TMP1941AF supports only 16 Mbytes of external address space. Therefore, bits 9–15 in the BMA0 and BMA1 must be cleared so that A24–A30 of an address will not be masked.

Figure 9.2 Base/Mask Address Registers (BMA2 and BMA3)





Figure 9.3 Relationships Between Starting Addresses and Base Address Register Values

9.1.2 Base Address and Address Mask Value Calculations


• Program the BMA0 register as follows to cause $\overline{\text{CS0}}$ to be asserted in the 64 Kbytes of address space starting at 0xC000_0000.



The BA0 field specifies the upper 16 bits of the starting address, or 0xC000. The MA0 field determines whether the A29–A14 bits of the address should be compared or masked. The A31 and A30 bits are always compared. Bits 15–10 of the MA0 field must be cleared so that the A29–A24 bits are always compared.

When the BMA0 register is programmed as shown above, the A31–A16 bits of the address are compared to the value of the BA0 field. Consequently, the 64-Kbyte address range between 0xC000_0000 and 0xC000_FFFF is defined as the CS0 space.


• Program the BMA2 register as follows to cause $\overline{\text{CS2}}$ to be asserted in the 512 Kbytes of address space starting at 0x1FC8_0000.



The BA2 field specifies the upper 16 bits of the starting address, or 0x1FC8. The MA2 field determines whether the A30–A15 bits of the address should be compared or masked. The A31 bit is always compared. Bits 15–9 of the MA2 field must be cleared so that the A30–A24 bits are always compared.

When the BMA2 register is programmed as shown above, the A31–A19 bits of the address are compared to the value of the BA2 field. Consequently, the 512-Kbyte address range between $0x1FC8_0000$ and $0x1FCF_FFFF$ is defined as the CS2 space.

• Program the BMA2 register as follows to cause $\overline{\text{CS2}}$ to be asserted in the 1 Mbytes of address space starting at 0x1FC8_0000.



The BA2 field specifies the upper 16 bits of the starting address, or 0x1FC8. The MA2 field determines whether the A30–A15 bits of the address should be compared or masked. The A31 bit is always compared. Bits 15–9 of the MA2 field must be cleared so that the A30–A24 bits are always compared.

When the BMA2 register is programmed as shown above, the A31–A20 bits of the address are compared to the value of the BA2 field. Note, however, that the 512-Kbyte range between 0x1FC0_0000 and 0x1FC7_FFFF is reserved for the on-chip ROM. Consequently, the 512Kbyte address range between 0x1FC8_0000 and 0x1FCF_FFFF is defined as the CS2 space.

Note: The TMP1941AF does not assert any $\overline{\text{CSn}}$ signal in the following address ranges: 0xFFFF_8000 through 0xFFFF_BFFF



Table 9.1 shows the programmable block sizes for CS0 to CS3. Even if the user has accidentally programmed more than one chip select line to the same area, only one chip select line is driven because of internal line priorities. CS0 has the highest priority, and CS3 the lowest.

Example:

The starting address of the CS0 space is programmed as 0xC000_0000 with a size of 16 Kbytes. The starting address of the CS1 space is programmed as 0xC000_0000 with a size of 64 Kbytes.




Table 9.1 Supported Block Sizes

CC Chase					Si	ze (byte	es)				
CS Space	16 K	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M	16 M
CS0	1	1	✓	1	1	1	1	1	1	✓	✓
CS1	1	1	1	1	1	✓	✓	1	1	1	✓
CS2		✓	✓	1	1	✓	✓	1	1	√	✓
CS3		1	1	1	1	1	1	1	1	1	1



9.2 Chip Select/Wait Control Registers

The organizations of the Chip Select/Wait Control registers are shown in Figure 9.4 to Figure 9.5. Each of these registers consist of a chip select type field, a master enable bit, a data bus width bit, a wait state field and a dummy cycle field.

The B01CS register defines the CS0 and CS1 lines; the B23CS register defines the CS2 and CS3 lines; and the BEXCS register defines the access characteristics for the rest of the address locations.

Chip Select/Wait Control Registers

B01CS (0xFFFF_E480)

	7	6	5	4	3	2	1	0
Name	B00	MC	_	B0BUS		BO)W	
Read/Write	V	V	_			W		
Reset Value	0	0	_	0	0	1	0	1
Function	Chip select waveform 00: ROM/RA Don't use ar value.	AM		Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) WAIT	t states, 001 t states, 010 t states, 011	11: 1 wait sta 1: 3 wait sta 11: 5 wait sta 1: 7 wait sta as determine	tes tes tes
	15	14	13	12	11	10	9	8
Name				_	B0E	_	B0F	RCV
Read/Write	_	_	_	_	W	_	V	
Reset Value	_		_	_	0		0	0
Function					CS0 enable 0: Disable 1: Enable	time) 00: 2 du 01: 1 du		d recovery y cycles y cycle my cycle
	23	22	21	20	19	18	17	16
Name	B10	MC	_	B1BUS		B1	W	
Read/Write	V	V	_		•	W		
Reset Value	0	0	_	0	0	1	0	1
Function	Chip select output waveform 00: ROM/RAM Don't use any other value.			Data bus width 0: 16-bit 1: 8-bit	Number of wait-state cycles 0000: No wait state, 0001: 1 wait 0010: 2 wait states, 0011: 3 wait 0100: 4 wait states, 0101: 5 wait 0110: 6 wait states, 0111: 7 wait 1111: (1+N) wait states, as determined wait WAIT pin Don't use any other value.			tes tes tes
	31	30	29	28	27	26	25	24
Name		_		_	B1E		B1F	RCV
Read/Write				_	W	_	V	V
Reset Value	_	_		_	0	_	0	0
Function					CS1 enable 0: Disable 1: Enable		Number of c cycles (Rea time) 00: 2 dumm 01: 1 dumm 10: No dumi 11: Don't us	d recovery y cycles y cycle my cycle

Figure 9.4 Chip Select/Wait Control Registers



B23CS (0xFFFF_E484)

	7	6	5	4	3	2	1	0
Name	B20	MC	_	B2BUS		B2	2W	
Read/Write	V	V	_			W		
Reset Value	0	0	_	0	0	1	0	1
Function	Chip select of waveform 00: ROM/RA Don't use ar value.	AM		Data bus width 0: 16-bit 1: 8-bit	t states, 001 t states, 010 t states, 011	001: 1 wait state 011: 3 wait states 101: 5 wait states 111: 7 wait states s, as determined by the		
	15	14	13	12	11	10	9	8
Name	_	_	_	_	B2E	B2M	B2F	RCV
Read/Write	_	_		_		V	V	
Reset Value	_	_		_	1	0	0	0
Function					CS2 enable 0: Disable	CS2 space select 0: Whole	Number of of cycles (Reatime) 00: 2 dumm	d recovery
	00 00				1: Enable 4-Gbyte space		01: 1 dummy cycle 10: No dummy cycle 11: Don't use.	
	23	22	21	20	19	18	17	16
Name	взом		_	B3BUS	B3W			
Read/Write	W		_	W				
Reset Value	0	0		0	0	1	0	1
Function	0 0 Chip select output waveform 00: ROM/RAM Don't use any other value.			Data bus width 0: 16-bit 1: 8-bit	Number of wait-state cycles 0000: No wait state, 0001: 1 wait s 0010: 2 wait states, 0011: 3 wait s 0100: 4 wait states, 0101: 5 wait s 0110: 6 wait states, 0111: 7 wait s 1111: (1+N) wait states, as determ WAIT pin Don't use any other value.			tes tes tes ed by the
	31	30	29	28	27	26	25	24
Name	_	_	_	_	B3E	_	B3F	RCV
Read/Write	_	_	_	_	W	_	V	V
Reset Value	_	_	_	_	0	_	0	0
Function					CS3 enable 0: Disable 1: Enable		Number of cycles (Reatime) 00: 2 dumm 01: 1 dumm 10: No dum 11: Don't us	d recovery y cycles y cycle my cycle

Figure 9.5 Chip Select/Wait Control Registers

BEXCS (0xFFFF_E488)

	7	6	5	4	3	2	1	0
Name	BEXOM			BEXBUS	BEXW			
Read/Write	W			W				
Reset Value	0	0		0	0	1	0	1
Function	waveform 00: ROM/RA	00: ROM/RAM Don't use any other value.		Data bus width 0: 16-bit 1: 8-bit	Sets the null 0000–0111: 1111: (1 + N WAI Don't use all	ates s, as determi	ned by the	
	15	14	13	12	11	10	9	8
Name							BEXRCV	
Read/Write							W	
Reset Value							0	0
Function							Number of cycles (Reatime) 00: 2 dumm 01: 1 dumm 10: No dum 11: Don't us	nd recovery ny cycles ny cycle my cycle

Figure 9.6 Chip Select/Wait Control Registers

9.3 Application Example

Figure 9.7 shows an example usage of the TMP1941AF programmable chip selects. In this example, 128 Kbytes of ROM and 256 Kbytes of RAM are connected off-chip through a 16-bit data bus.




Figure 9.7 External Memory Connections (ROM Width = 16 bits, RAM Width = 16 bits)



10. DMA Controller (DMAC)

The TMP1941AF contains a four-channel DMA controller.

10.1 Features

The TMP1941AF DMAC has the following features:

- (1) Four independent DMA channels
- (2) Two types of bus requests, with and without bus snooping
- (3) Transfer requests:
 - Internal transfer requests: Software initiated

External transfer requests: Hardware signals from on-chip peripherals and external interrupt pins

- (4) Dual-address mode
- (5) Memory-to-memory, memory-to-I/O, and I/O-to-memory transfers
- (6) Transfer width:
 - Memory: 32-bit (8-bit and 16-bit memory devices are supported through the programming of the CS/Wait Controller.)
 - I/O peripherals: 8-, 16-, and 32-bit
- (7) Address pointers can increment, decrement or remain constant. The user can program the bit positions at which address incrementation or decrementation occurs.
- (8) Fixed channel priority



10.2 Implementation

10.2.1 On-Chip DMAC Interface

Figure 10.1 shows how the DMAC is internally connected with the TX19 core processor and the Interrupt Controller (INTC).




Figure 10.1 DMAC Connections within the TMP1941AF

The DMAC provides four independently programmable channels. With each DMA channel, there are two associated signals: a DMA request (INTDREQn) and a DMA acknowledge (\overline{DACKn}), where n is a channel number from 0 to 3. INTDREQn is an input to the DMAC coming from the INTC, and DACKn is an output signal from the DMAC going to the INTC.

Channel priority is fixed. Channel 0 has the highest priority, and Channel 3 has the lowest priority.

The TX19 core processor supports bus snooping. When snooping is enabled, the TX19 core processor grants the processor data bus to the DMAC, so that the DMAC can access the on-chip RAM connected to the processor. Snooping can be enabled and disabled under software control. The DMAC bus snooping is discussed in the next subsection in more details.

There are two bus request signals from the DMAC going to the TX19 core processor, SREQ and GREQ. GREQ is a bus request without snooping. SREQ is a bus request with snooping.

Note: DMA channel priority exists only among those using the same type of bus request signal (SREQ or GREQ). For example, once a given DMA channel has acquired bus mastership using SREQ, no other DMA channel can assume bus mastership using GREQ until the ongoing DMA transaction is completed.



10.2.2 DMAC Block

The DMAC block diagram is shown in Figure 10.2.




Figure 10.2 DMAC Block Diagram

10.2.3 Bus Snooping

The TX19 core processor supports snoop operations.

If snooping is enabled, the TX19 core processor grants the processor data bus to the DMAC. Because the DMAC takes control of the processor data bus, the TX19 stops operating during snoop operations until the DMAC relinquishes the bus to the processor. Snooping allows the DMAC to access the on-chip RAM, and thus to use them as a DMA source or destination device.

The DMAC allows the enabling and disabling of the snooping function by software.

If snooping is disabled, the DMAC can not access the on-chip RAM. However, regardless of whether snooping is enabled or disabled, the DMAC assumes mastership of the TMP1941AF on-chip bus (G-Bus) during DMA transfers. Therefore, as long as DMA transfers are in progress, the TX19 core processor can not access memory or I/O peripherals via the G-Bus; any attempt to do so causes the processor pipeline to stall.

Note: If snooping is disabled, the TX19 core processor does not grant mastership of the processor data bus to the DMAC. Therefore, if the on-chip RAM is specified as a source or destination for DMA transfers, a DMA acknowledge signal will never be returned, causing bus lockup.




10.3 Register Description

The DMAC has twenty-six 32-bit registers. The DMAC register map is shown in Table 10.1.

Table 10.1 DMAC Registers

Address	Symbol	Register Name
0xFFFF_E200	CCR0	Channel Control Register (Ch. 0)
0xFFFF_E204	CSR0	Channel Status Register (Ch. 0)
0xFFFF_E208	SAR0	Source Address Register (Ch. 0)
0xFFFF_E20C	DAR0	Destination Address Register (Ch. 0)
0xFFFF_E210	BCR0	Byte Count Register (Ch. 0)
0xFFFF_E218	DTCR0	DMA Transfer Control Register (Ch. 0)
0xFFFF_E220	CCR1	Channel Control Register (Ch. 1)
0xFFFF_E224	CSR1	Channel Status Register (Ch. 1)
0xFFFF_E228	SAR1	Source Address Register (Ch. 1)
0xFFFF_E22C	DAR1	Destination Address Register (Ch. 1)
0xFFFF_E230	BCR1	Byte Count Register (Ch. 1)
0xFFFF_E238	DTCR1	DMA Transfer Control Register (Ch. 1)
0xFFFF_E240	CCR2	Channel Control Register (Ch. 2)
0xFFFF_E244	CSR2	Channel Status Register (Ch. 2)
0xFFFF_E248	SAR2	Source Address Register (Ch. 2)
0xFFFF_E24C	DAR2	Destination Address Register (Ch. 2)
0xFFFF_E250	BCR2	Byte Count Register (Ch. 2)
0xFFFF_E258	DTCR2	DMA Transfer Control Register (Ch. 2)
0xFFFF_E260	CCR3	Channel Control Register (Ch. 3)
0xFFFF_E264	CSR3	Channel Status Register (Ch. 3)
0xFFFF_E268	SAR3	Source Address Register (Ch. 3)
0xFFFF_E26C	DAR3	Destination Address Register (ch. 3)
0xFFFF_E270	BCR3	Byte Count Register (Ch. 3)
0xFFFF_E278	DTCR3	DMA Transfer Control Register (Ch. 3)
0xFFFF_E280	DCR	DMA Control Register (All channels)
0xFFFF_E28C	DHR	Data Holding Register (All channels)

10.3.1 DMA Control Register (DCR)



: Read/Write

Bits	Mnemonic	Field Name	Description
31	Rst	Reset	Performs a software reset of the DMAC. When the Rst bit is set to 1, all the DMAC internal registers are initialized to their reset values. Any transfer requests are removed and all the four DMA channels are put in Idle state. 0: Don't-care 1: Resets the DMAC.

Note 1: When the snoop request is disabled (CCRn.SReq=0), a software reset of the DMAC must be performed in the following sequence:

- 1. Disable interrupts.
- 2. Execute NOP four times.
- 3. Perform a software reset.
- 4. Perform a software reset again.
- 5. Re-enable interrupts.

Execute steps 3 and 4 consecutively.

Note 2: If the software reset command is written to the DCR register immediately after the completion of the last transfer cycle of a DMA transaction, the DMA-done interrupt will not be cleared. In this case, the software reset only initializes channel registers, etc.

Note 3: Don't issue a software reset command to the DCR register via a DMA transfer.

Figure 10.3 DMA Control Register (DCR)



10.3.2 Channel Control Registers (CCRn)

_	31	30					25	24	23	22	21	20	19	18	17	16	_
	Str		ĺ	l () 	1 1		_	NIEn	AblEn	_	_	_	_	Big		
	W	•	•					W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	: Read/Write
									1	1	1	0	0	0	1	0	: Reset Value
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	_	ExR	PosE	Lev	Sreq	ReIEN	SIO	SA	AC	DIO	DA	AC	Tr	Siz	DF	PS	
					,												
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W	R/W	R/	W	R/	W	R/	W	: Read/Write
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	: Reset Value

Bits	Mnemonic	Field Name	Description
31	Str	Channel Start	Reset value: — Enables a DMA channel. Setting this bit puts the DMA channel in Ready state. DMA transfer starts as soon as a transfer request is received. Only a write of 1 is valid, and a write of 0 has no effect on this bit. A 0 is returned on read. 1: Enables a DMA channel.
24	_	Reserved	This bit is reserved and must be written as 0.
23	NIEn	Normal Completion Interrupt Enable	Reset value = 1 1: Enables an interrupt when the channel finishes a transfer without an error condition. 0: Does not enable an interrupt when the channel finishes a transfer without an error condition.
22	AblEn	Abnormal Termination Interrupt Enable	Reset value = 1 1: Enables an interrupt when the channel encounters a transfer error. 0: Does not enable an interrupt when the channel encounters a transfer error.
21	_	Reserved	This bit is reserved and must be written as 0.
20	_	Reserved	This bit is reserved and must be written as 0.
19	_	Reserved	This bit is reserved and must be written as 0.
18	_	Reserved	This bit is reserved and must be written as 0.
17	Big	Big-Endian	Reset value = 1 1: The DMA channel operates in big-endian mode. 0: The DMA channel operates in little-endian mode. In the TMP1941AF, this bit must be cleared to 0.
16		Reserved	This bit is reserved and must be written as 0.
15	_	Reserved	This bit is reserved and must be written as 0.
14	ExR	External Request Mode	Reset value = 0 Selects a transfer request mode. 1: External transfer requests (interrupt-driven) 0: Internal transfer requests (software-initiated)
13	PosE	Positive Edge	Reset value = 0 Defines the polarity of the internal DMA request signal (INTDREQn) for the channel. This bit is valid for external transfer requests (i.e., when ExR=1), and has no effect on internal transfer requests (i.e., when ExR=0). In the TMP1941AF, the PosE bit must be cleared, and the Lev bit must be set.
12	Lev	Level Mode	Reset value = 0 Specifies whether external transfer requests are level-senstiive or edge-triggered. This bit is valid for external transfer requests (i.e., when ExR=1), and has no effect on internal transfer requests (i.e., when ExR=0). In the TMP1941AF, this bit must be set.

Figure 10.4 Channel Control Registers (CCRn) (1/2)



Bit	Mnemonic	Field Name	Description	
11	SReq	Snoop Request	Reset value = 0	
			Controls whether or not to request bus mastership with snooping. If set, the TX19 core processor's snoop function becomes valid, allowing the DMAC to use the processor's data bus. If cleared, the snoop function is disabled.	
			1: The snoop function is enabled (i.e., SREQ is used as a bus request signal).	
			0: The snoop function is disabled (i.e., GREQ is used as a bus request signal).	
10	RelEn	Bus Release	Reset value = 0	
		Request Enable	Controls whether or not to respond to the bus release request signal from the TX19 core processor. This bit is valid when the DMAC uses GREQ as a bus request signal. This bit has no meaning or effect when the DMAC uses SREQ as a bus request signal because, in that case, the TX19 core processor does not have the capability to generate a bus release request signal.	
			The DMAC will respond to the bus release request signal from the TX19 core processor, if it has control of the bus. The DMAC will relinquish the bus when the current DMA bus cycle completes.	
			The DMAC will ignore the bus release request signal from the TX19 core processor.	
9	SIO	I/O Source	Reset value = 0	
			Specifies the type of the source device.	
			1: I/O device	
			0: Memory	
8:7	SAC	Source Address	Reset value = 00	
		Count	Selects the manner in which the source address changes after each cycle.	
			1x: Fixed (remains unchanged)	
			01: Decremented	
			00: Incremented	
6	DIO	I/O Destination	Reset value = 0	
			Specifies the type of the destination device.	
			1: I/O device	
		5	0: Memory	
5:4	DAC	Destination Address Count	Reset value = 00	
		Address Count	Selects the manner in which the destination address changes after each cycle.	
			1x: Fixed (remains unchanged) 01: Decremented	
3:2	TrSiz	Transfer Size	00: Incremented Reset value = 00	
3.2	11312	Transier Size		
			Specifies the amount of data to be transferred in response to a DMA request. 11: 8 bits (1 byte)	
			10: 16 bits (2 bytes)	
			0x: 32 bits (4 bytes)	
1:0	DPS	Device Port Size	Reset value = 00	
	_ · ~		Specifies the port size of a source or destination I/O device.	
			11: 8 bits (1 byte)	
			10: 16 bits (2 bytes)	
			0x: 32 bits (4 bytes)	

Figure 10.4 Channel Control Registers (CCRn) (2/2)


Note 1: The DPS field has no meaning or effect on memory-to-memory transfers.

Note 2: To access on-chip peripherals, the transfer size (TrSiz) must be equal to the device port size (DPS).

Note 3: The CCRn register must be programmed before placing the DMAC in Ready state.



10.3.3 Channel Status Registers (CSRn)




R/W : Read/Write
00 : Reset Value

Bit	Mnemonic	Field Name	Description	
31	Act	Channel Active	Reset value = 0 Indicates whether or not the DMA channel is in Ready state. 1: The DMA channel is in Ready state. 0: The DMA channel is not in Ready state.	
23	NC	Normal Completion	Reset value = 0 If set, the DMA channel has terminated by normal completion. If the NIEn bit in the CCRn is set, an interrupt is generated. The NC bit is cleared by writing a 0 to it. Clearing the NC bit causes the interrupt to be cleared. The NC bit must be cleared prior to starting the next transfer. An attempt to set the Str bit in the CCRn when NC=1 will cause an error. A write of 1 has no effect on this bit. 1: The DMA channel has terminated by normal completion.	
22	AbC	Abnormal Completion	0: The DMA channel has not terminated by normal completion. Reset value = 0 If set, the DMA channel has terminated with an error. If the AblEn bit in the CCRn is set, an interrupt is generated. The AbC bit is cleared by writing a 0 to it. Clearing the AbC bit causes the interrupt to be cleared. The AbC bit must be cleared prior to starting the next transfer. An attempt to set the	
			Str bit in the CCRn when AbC=1 will cause an error. A write of 1 has no effect on this bit. 1: The DMA channel has terminated with an error. 0: The DMA channel has not terminated with an error.	
21	_	Reserved	This bit is reserved and must be written as 0.	
20	BES	Source Bus Error		
19	BED	Destination Bus Error	Reset value = 0 1: A bus error has occurred during the destination write cycle. 0: A bus error has not occurred during the destination write cycle.	
18	Conf	Configuration Error	Reset value = 0 1: A configuration error is present. 0: No configuration error is present.	
2:0		Reserved	These bits are reserved and must be written as 0s.	

Figure 10.5 Channel Status Registers (CSRn)


10.3.4 Source Address Registers (SARn)



Bit	Mnemonic	Field Name	Description
31:0	SAddr	Source Address	Reset value: — Contains the physical address of the source device. The address changes as programmed in the SAC and TrSiz fields in the CCRn and the SACM field in the DTCRn.

Figure 10.6 Source Address Registers (SARn)

10.3.5 Destination Address Registers (DARn)




Bit	Mnemonic	Field Name	Description
31:0	DAddr	Destination Address	Reset value: — Contains the physical address of the destination device. The address changes as programmed in the DAC and TrSiz fields in the CCRn and the DACM field in the DTCRn.

Figure 10.7 Destination Address Registers (DARn)




10.3.6 Byte Count Registers (BCRn)



В	it	Mnemonic	Field Name	Description	
23	3:0	BC	Byte Count	Reset value: — Contains the number of bytes left to transfer on a DMA channel. The count is decremented by 1, 2 or 4 (as determined by the TrSiz field in the CCRn register) for each successful transfer.	

Figure 10.8 Byte Count Registers (BCRn)


10.3.7 DMA Transfer Control Registers (DTCRn)



Bit	Mnemonic	Field Name	Description	
5:3	DACM	Destination Address Count Mode	Selects the manner in which the destination address is incremented or decremented. 000: Counting begins with bit 0 of the DARn. 001: Counting begins with bit 4 of the DARn. 010: Counting begins with bit 8 of the DARn. 011: Counting begins with bit 12 of the DARn. 100: Counting begins with bit 16 of the DARn. 101: Reserved 110: Reserved	
2:0	SACM	Source Address Count Mode	Selects the manner in which the source address is incremented or decremented. 000: Counting begins with bit 0 of the SARn. 001: Counting begins with bit 4 of the SARn. 010: Counting begins with bit 8 of the SARn. 011: Counting begins with bit 12 of the SARn. 100: Counting begins with bit 16 of the SARn. 101: Reserved 110: Reserved 111: Reserved	

Figure 10.9 DMA Transfer Control Registers (DTCRn)

10.3.8 Data Holding Register (DHR)



Bit	Mnemonic	Field Name	Description	
31:0	DOT	Data on Transfer	Reset value: —	
			Contains data read from the source address during a dual-address operation.	

Figure 10.10 Data Holding Register (DHR)



10.4 Operation

This section describes the operation of the DMAC.

10.4.1 Overview

The DMAC is a high-speed 32-bit DMA controller used to quickly move large blocks of data between I/O peripherals and memory without intervention of the TX19 core processor.

(1) Devices Supported for the Source and Destination

The DMAC handles data transfers from memory to memory and between memory and I/O peripherals. The device from which data is transferred is referred to as a source device, and the device to which data is transferred is referred to as a destination device. Both memory and I/O peripherals can be a source or destination device. The DMAC supports data transfers from memory to I/O peripherals, from I/O peripherals to memory, and from memory to memory, but not from I/O peripherals to I/O peripherals.

DMA protocols for memory and I/O peripherals differ in that when accessing an I/O peripheral, the DMAC asserts the \overline{DACKn} (n = channel number) signal to indicate that data is being transferred in response to a previous transfer request. Because each DMA channel has only one \overline{DACKn} signal, the DMAC can not handle data transfers between two I/O peripherals.

Interrupt requests can be programmed to be a trigger to initiate a DMA process instead of requesting an interrupt to the TX19 core processor. If so programmed, the Interrupt Controller (INTC) forwards a DMA request to the DMAC (see 10.4.6, *Interrupts*). The DMA request coming from the INTC is cleared when the INTC receives a \overline{DACKn} from the DMAC. Consequently, a DMA request for a transfer to/from an I/O peripheral is cleared after each DMA bus cycle (i.e., every time the number of bytes programmed into the CCRn.TrSiz field is transferred). On the other hand, during memory-to-memory transfer, the \overline{DACKn} signal is not asserted until the byte count register (BCRn) reaches zero. Therefore, memory-to-memory transfer can continuously move large blocks of data in response to a single DMA request.

For example, data transfers between the TMP1941AF on-chip peripheral and on- or off-chip memory is discontinued after every DMA bus cycle. Nonetheless, until the BCRn register reaches zero, the DMAC remains in Ready state to wait for the next transfer request.

(2) Exchanging Bus Mastership (Bus Arbitration)

In response to a DMA request, the DMAC issues a bus request to the TX19 core processor. When the DMAC receives a bus grant signal from the TX19 core processor, it assumes bus mastership to service the DMA request. There are two bus request signals from the DMAC going to the TX19 core processor. One is a bus request without snooping (GREQ), and the other is a bus request with snooping (SREQ). The SReq bit in the CCRn register is used to select a bus request signal to use for each DMA channel.

While the DMAC has control of the bus, the TX19 core processor may issue a bus release request to the DMAC. The RelEn bit of the CCRn register controls whether to honor this request on a channel-by-channel basis. This setting has a meaning only when a DMA channel uses GREQ (i.e., a bus request without snooping). It has no meaning or effect when a DMA channel uses SREQ (i.e., a bus request with snooping) because, in this case, the TX19 core processor does not have the capability to generate a bus release request.

The DMAC relinquishes the bus to the TX19 core processor when there is no pending DMA request to be serviced.

Note 1: The NMI interrupt is left pending while the DMAC has control of the bus.

Note 2: Don't place the TMP1941AF in Halt powerdown mode while the DMAC is operating.



(3) Transfer Request Generation

Each DMA channel supports two types of request generation methods: internal and external.

Internal requests are those generated within the DMAC. The DMA channel is started as soon as the Str bit in the CCRn register is set. The channel immediately requests the bus and begins transferring data.

If a channel is programmed for external request and the Str bit is set, the transfer request signal (INTDREQn) must be asserted by the Interrupt Controller before the channel requests the bus and begins a transfer. Although INTDREQn can be programmed for level/edge sensitivity, the TMP1941AF requires INTDREQn to be low-level sensitive.

(4) Data Transfer Modes

The TMP1941AF DMAC supports dual-address transfers, but not single-address transfers.

The dual-address mode allows data to be transferred from memory to memory and between memory and an I/O peripheral. In this mode, the DMAC explicitly addresses both the source and destination devices. The DMAC also generates a \overline{DACKn} signal when accessing an I/O peripheral.

In dual-address mode, a transfer takes place in two DMA bus cycles: a source read cycle and a destination write cycle. In the source read cycle, the data being transferred is read from the source address and put into the DMAC internal Data Holding Register (DHR). In the destination write cycle, the DMAC writes data in the DHR to a destination address.

(5) DMA Channel Operation

The DMAC has four independent DMA channels 0 to 3. Setting the Start (Str) bit in the CCRn (n = 0-3) enables a particular channel and puts it in Ready state.

When a DMA request is detected in any of the channels in Ready state, the DMAC arbitrates for the bus and begins a transfer. When no DMA request is pending, the DMAC relinquishes the bus to the TX19 core processor and returns to Ready state. The channel can terminate by normal completion or from an error of a bus cycle. When a channel terminates, that channel is put in Idle state. Interrupts can be generated by error termination or by normal channel termination.

Figure 10.11shows a general state transitions of a DMA channel.




Figure 10.11 DMA Channel State Transitions



(6) Summary of Transfer Modes

The DMAC can perform data transfers as follows according to the combination of mode settings.

Transfer Request	Edge/Level	Address Mode	Data Flow
Internal		Dual	Memory-to-memory
			Memory-to-memory
External	Low Level	Dual	Memory-to-I/O
			I/O-to-memory

(7) Address Change Options

Address pointers can increment, decrement or remain constant. The SAC and DAC fields in the CCRn respectively select address change directions for the Source Address Register (SARn) and the Destination Address Register (DARn). While memory addresses can be programmed to increment, decrement or remain constant, I/O addresses must be programmed to remain constant.

The SACM and DACM fields in the DTCRn provide options to program bit positions at which the source and destination addresses are incremented or decremented after each transfer. The bit position can be bit 0, 4, 8, 12 or 16. Use of bit 0 is the regular increment/decrement mode in which the address changes by 1, 2 or 4, according to the source or destination size. Two examples of how other increment/decrement modes affect address changes are show below.

Example 1: When address bit 0 is selected in the SACM field and address bit 4 is selected in the DACM field

SAC: Programmed to increment the source address

DAC: Programmed to increment the destination address

TrSiz: Programmed to a transfer size of 32 bits

Source address: 0xA000_1000
Destination address: 0xB000 0000

SACM: 000 → Bit 0 is the source address bit at which address incrementation occurs.

DACM: $001 \rightarrow Bit 4$ is the destination address bit at which address incrementation occurs.

	Source	Destination
1st transfer	0xA000_1000	0xB000_0000
2nd transfer	0xA000_1004	0xB000_0010
3rd transfer	0xA000_1008	0xB000_0020
4th transfer	0xA000_100C	0xB000_0030

Example 2: When address bit 8 is selected in the SACM field and address bit 0 is selected in the DACM field

SAC: Programmed to decrement the address

DAC: Programmed to decrement the address

TrSiz: Programmed to a transfer size of 16 bits

Source address: 0xA000_1000
Destination address: 0xB000_0000

SACM: $010 \rightarrow Bit\ 8$ is the source address bit at which address decrementation occurs.

DACM: $000 \rightarrow Bit\ 0$ is the destination address bit at which address decrementation occurs.

	Source	Destination
1st transfer	0xA000_1000	0xB000_0000
2nd transfer	0x9FFF_FF00	0xAFFF_FFFE
3rd transfer	0x9FFF_FE00	0xAFFF_FFFC
4th transfer	0x9FFF_FD00	0xAFFF_FFFA

.. ..



10.4.2 Transfer Request Generation

A DMA request must be issued for the DMAC to initiate a data transfer. Each DMA channel in the DMAC supports two types of request generation method: internal and external. In either request generation mode, once a DMA channel is started, a DMA request causes the DMAC to arbitrate for the bus and begin transferring data.

• Internal Request Generation

A channel is programmed for internal request by clearing the ExR bit in the CCRn. In internal request generation mode, a transfer request is generated as soon as the Str bit in the CCRn is set.

An internally generated request keeps a transfer request pending until the transfer is complete. If no transition to a higher-priority DMA channel or a bus master occurs, the channel will use 100% of the available bus bandwidth to transfer all data continuously.

Internally generated requests support only memory-to-memory transfer.

• External Request Generation

A channel is programmed for external request by setting the ExR bit in the CCRn. In external request generation mode, setting the Str bit in the CCRn puts the channel in Ready state. While in Ready state, assertion of the INTDREQn signal (where n is the channel number) coming from the Interrupt Controller (INTC) causes a transfer request to be generated. Externally generated requests support data transfers from memory to memory and between memory and an I/O peripheral.

INTDREQn can be programmed for either edge or level sensitivity through the PosE bit in the CCRn. However, in the TMP1941AF, INTDREQn is an active-low, level-sensitive signal. Therefore, the PosE bit must be cleared to 0.

The transfer size, i.e., the amount of data to be transferred in response to a transfer request, is programmed in the TrSize field in the CCRn. The transfer size can be 32 bits, 16 bits or 8 bits.

A transfer request is removed by assertion of the DACKn signal (where n is the channel number). DACKn is asserted: 1) when an I/O peripheral bus cycle has completed and 2) when the Byte Count Register (BCRn) has reached zero in memory-to-memory transfer. Consequently, a memory-to-I/O or I/O-to-memory transfer request terminates after one DMA bus cycle completes, whereas memory-to-memory transfer can continuously move large blocks of data in response to a single DMA request.

The INTC might clear INTDREQn before the DMAC accepts it and begins a data transfer. It must be noted that, even if that happens, a DMA bus cycle might be executed after the interrupt request has been cleared.



10.4.3 DMA Address Modes

The TMP1941AF supports only dual-address mode in which both the source and destination devices are explicitly addressed.

In dual-address mode, two bus transfers occur: a read from a source device and a write to the destination device. In the source read cycle, data is read from the source address and placed in the DMAC internal Data Holding Register (DHR). Then, in the destination write cycle, the data held in the DHR is written to the destination address.




Figure 10.12 Dual-Address Transfer Mode

The transfer size programmed into the CCRn.TrSiz field determines the amount of data that is transferred from a source device to a destination device in response to a DMA request. The transfer size can be 32 bits, 16 bits or 8 bits.

The internal DHR is a 32-bit register that serves as a buffer for the data being transferred from a source device to a destination device during dual-address mode.

Memory accesses occur in a manner to fulfill the CCRn.TrSiz setting. Remember that the CS/Wait Controller supports either 16-bit or 8-bit bus accesses for external memory. If the DMA transfer size is programmed to 32 bits in CCRn.TrSiz, DMA read and write cycles each take up to four bus cycles to complete. A 16-bit data bus, as programmed in the CS/Wait Controller, requires two independent bus cycles to complete a 32-bit transfer. Likewise, an 8-bit data bus requires four independent bus cycles to complete a 32-bit transfer.

Memory-to-I/O and I/O-to-memory DMA transfers are governed by the setting of the CCRn.DPS field in addition to the setting of CCRn.TrSiz. The DPS field defines the port size of a source or destination I/O peripheral. The I/O port size can be 32 bits, 16 bits or 8 bits.

If the transfer size is equal to the I/O port size, an I/O access takes a single read or single write cycle. If the I/O port size is less than the programmed transfer size, the internal 32-bit DHR serves as a buffer for the data being transferred. For example, assume that the transfer size is programmed to 32 bits. If the source I/O port size is 8 bits and the destination memory width is 32 bits, then four 8-bit read cycles occur, followed by a 32-bit write cycle. (If the destination is an external memory with a 16-bit data bus,



the write cycle takes two bus cycles.) The 32 bits of data are buffered in the DHR until the destination write cycle occurs.

Source and destination addresses can be programmed to increment or decrement after each transfer. The SARn and DARn change, if so programmed, after each data transfer, depending on the transfer size, i.e., the programmed TrSiz value. The BRCn is decremented by TrSiz for each data transfer.

It is forbidden to program the device port size (DPS) to a value greater than the DMA transfer size (TrSiz).

The relationships between TrSiz and DPS are summarized below.

Table 10.2 DMA Transfer Sizes and Device Port Sizes (in Dual-Address Mode)

TrSiz	DPS	# of I/O Bus Cycles
0x (32 bits)	0x (32 bits)	1
0x (32 bits)	10 (16 bits)	2
0x (32 bits)	11 (8 bits)	4
10 (16 bits)	0x (32 bits)	Don't use.
10 (16 bits)	10 (16 bits)	1
10 (16 bits)	11 (8 bits)	2
11 (8 bits)	0x (32 bits)	Don't use.
11 (8 bits)	10 (16 bits)	Don't use.
11 (8 bits)	11 (8 bits)	1

The DMAC does not incremnt or decrement the address for I/O peripherals. Therefore, if, for example, TrSiz is programmed to 16 bits and DPS is programmed to 8 bits, both the first and second bus cycles access the lower eight bits of the I/O data bus.

10.4.4 DMA Channel Operation

Note:

Each DMA channel is started by setting the Str bit in the CCRn to 1. Once started, the DMAC checks the channel setups for configuration errors. If no configuration error is present, the channel enters Ready state.

When a DMA request is detected while in Ready state, the DMAC arbitrates for the bus and begins transferring data.

The channel can terminate by normal completion or from an error.

(1) Channel Startup

A DMA channel is started by setting the Str bit in the CCRn.

Once started, the DMAC checks the channel setups for configuration errors. If a configuration error is detected, the channel terminates abnormally. If no configuration error is present, the channel enters Ready state. Once a channel enters Ready state, the Act bit in the CSRn is set to 1.

If the channel is programmed for internal request, the channel requests the bus and starts transferring data immediately. If the channel is programmed for external request, INTDREQn must be asserted before the channel requests the bus.

(2) Channel Termination

A DMA channel can terminate by normal completion or from an error. The status of a DMA operation can be determined by reading the CSRn.

A channel terminates abnormally when an attempt is made to set the Str bit in the CCRn when the NC or AbC bit in the CSRn is set.



Normal Termination

A DMA channel terminates by normal completion in the following case. Normal completion always occurs at the boundary of transfers programmed into the CCRn.TrSize field.

• Data transfers have terminated, with the BCRn decremented to 0.

Abnormal Termination

The paragraphs that follow summarize the cases in which a DMA channel terminates from an error.

Configuration errors

A configuration error results when the channel initialization contains inconsistencies or errors. A configuration error is reported before any data transfer takes place; therefore, in case of a configuration error, the SARn, DARn and BCRn remain unaltered. When a DMA channel has terminated from a configuration error, the AbC and Conf bits in the CSRn are set. A configuration error occurs for the following cases:

- Both the CCRn.SIO and CCRn.DIO bits are set.
- The CCRn.Str bit is set when the NC or AbC bit in the CSRn is set.
- The BCRn contains a value that is not an integer multiple of the transfer size programmed into the CCRn.TrSiz field.
- The SARn or DARn contains a value that is not an integer multiple of the transfer size programmed into the CCRn.TrSiz field.
- The CCRn.TrSiz and CCRn.DPS fields contain illegal combinations.
- The CCRn.Str bit is set when the BCRn contains a value of zero.

• Bus errors

When a DMA channel has terminated from a bus error, the AbC bit and the BES or BED bit in the CSRn is set.

- A bus error has been reported during a source read or destination write cycle.

Note: The contents of the BCRn, SARn and DARn are not guaranteed when a channel has terminated due to a bus error. Chapter 19 lists the reserved addresses that, if accessed, cause a bus error.



10.4.5 DMA Channel Priority

The DMAC provides a fixed priority for the four channels, with channel 0 always having the highest priority and channel 3 the lowest. For example, when transfer requests occur on channels 0 and 1 simultaneously, the channel 0 request is serviced first. The channel 1 request is left pending. So that the channel 1 request is serviced, it must be maintained until data transfer completes on channel 0.

Remember that the internally generated request is kept until the servicing of the request is finished.

External transfer requests come from the Interrupt Controller (INTC). The INTC can program any interrupts to be used as a DMA trigger instead of as an interrupt request. If such an interrupt is programmed for edge sensitivity, the INTC internally maintains a transfer request. However, a level-sensitive interrupt is not held in the INTC; thus the interrupt request signal must remain asserted until the servicing of the DMA request begins.

A higher-priority channel always gets the attention of the DMAC. If a transfer request occurs on channel 0 while a request on channel 1 is being serviced, the servicing of the channel 1 request is suspended temporarily in order to service the channel 0 request first. After the channel 0 request has been serviced, channel 1 resumes the remaining data transfer.

Channel transitions take place at the boundary of a transfer size programmed for the current channel being serviced; that is, after all data in the DHR are written to a destination.

Note: DMA channel priority exists only among those using the same type of bus request signal (SREQ or GREQ).

10.4.6 Interrupts

The DMAC can generate an interrupt request (INTDMAn) to the TX19 core processor on completion of a channel operation: either by normal channel termination or by abnormal termination of a bus cycle.

Normal Completion Interrupt

When a channel operation terminates by normal completion, the NC bit in the CSRn is set to 1. At this time, if the NIEn bit in the CCRn is set, an interrupt request is generated to the TX19 core processor.

• Abnormal Completion Interrupt

When a channel operation terminates abnormally, the AbC bit in the CSRn register is set to 1. At this time, if the AbIEn bit in the CCRn register is set, an interrupt request is generated to the TX19 core processor.



10.4.7 Data Packing and Unpacking

In dual-address mode, the internal 32-bit DHR allows the data to be packed and unpacked by the DMAC if the programmed transfer size is not equal to the device port size.

For example, if a source I/O peripheral is 8-bits wide and a destination memory device is 32-bits wide, four byte-read cycles occur. The four bytes of data are buffered in the DHR before a destination word-write cycle occurs.

The following illustrates the byte ordering for packing and unpacking of data.




Figure 10.13 Data Packing and Unpacking



10.5 DMA Transfer Timing

All DMAC operations are synchronous to the rising edges of the internal system clock.

10.5.1 Dual-Address Mode

Memory-to-memory transfer

Figure 10.14 shows a DMA cycle from one external 16-bit memory to another, with the transfer size programmed to 16 bits. A block of data is transferred until the BCRn register reaches 0.




Figure 10.14 Memory-to-Memory Transfer (Dual-Address Mode)

• Memory-to-I/O transfer

Figure 10.15 shows a DMA cycle from a 16-bit memory to an 8-bit I/O peripheral, with the transfer size programmed to 16 bits.




Figure 10.15 Memory-to-I/O Transfer (Dual-Address Mode)

• I/O-to-memory transfer

Figure 10.16 shows a DMA cycle from an 8-bit I/O peripheral to a 16-bit memory, with the transfer size programmed to 16 bits.




Figure 10.16 I/O-to-Memory Transfer (Dual-Address Mode)



10.6 Programming Example

The following illustrates the programming required to transfer data from an SIO receive buffer (SCnBUF) to the on-chip RAM. The assumptions are as follows:

DMAC Settings:

• DMA channel used: Channel 0

Source address: SC1BUF

• Destination address: 0xFFFF_9800 (physical address)

• Number of bytes transferred: 256

SIO Settings:


Data format: 8 bits, UARTSIO channel used: Channel 1

• Transfer rate: 9600 bps

DMA channel 0 is used for the transfer. The SIO1 receive interrupt is used as a trigger to start the DMA channel.

DMA channel 0 settings:

```
DCR
              0x8000_0000
                                               /* Reset DMAC * /
                              7
                                               /* Bit positions */
TMCFI ←
             xxxx, xxxx, xx10, x100
                                               /* Interrupt level = 4 (arbitrary) * /
INTCLR \leftarrow 0x3c
                                               /*IVR[9:4]; clear INTDMA0 * /
                                               /* DACM = 000 * /
DTCR0 \leftarrow 0x0000_0000
                                               /* SACM = 000 * /
                                               /* Physical address of SC1BUF */
SAR0
        \leftarrow 0xFFFF_F208
DAR0
              0xFFFF_9800
                                               /* Physical address of destination */
              0x0000_00FF
BCR0
                                               /* 256 (Number of bytes to be transferred) */
             0x80c0_5b0f
CCR0
```



SIO channel 1 settings:



11. 8-Bit Timers (TMRAs)

The TMP1941AF has a four-channel 8-bit timer (TMRA0-TMRA3), which is comprised of two modules named TMRA01 and TMRA23. The TMRA01 contains the TMRA0 and the TMRA1, and the TMRA23 contains the TMRA2 and TMRA3. Each timer module has the following operating modes:

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable pulse generation (PPG) mode (Variable frequency, variable duty cycle)
- 8-bit pulse width modulated (PWM) signal generation mode (Fixed frequency, variable duty cycle)

Figure 11.1 and Figure 11.2 are block diagrams of the TMRA01 and TMRA23 respectively. The main components of a timer channel are an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. Two timer channels share a prescalar and a timer flip-flop.

A total of six 8-bit registers provide control over the operating modes and timer flip-flops for the TMRA01 and the TMRA23 each, which can be independently programmed. The TMRA01 and the TMRA23 are functionally equivalent. In the following sections, any references to the TMRA01 also apply to the TMRA23.

Table 11.1 gives the pins and registers for the two timer modules.

Table 11.1 Pins and Registers for the TMRA01 and the TMRA23

		TMRA01	TMRA23			
External	External clock input	TA0IN (Shared with P70)	TA2IN (Shared with P72)			
Pins	Timer flip-flop output	TA1OUT (Shared with P71)	TA3OUT (Shared with P73)			
Registers (Addresses)	Timer Run register	TA23RUN (0xFFFF_F108)				
	Timer registers	TA0REG (0xFFFF_F102) TA1REG (0xFFFF_F103)	TA2REG (0xFFFF_F10A) TA3REG (0xFFFF_F10B)			
	Timer Mode register	TA01MOD (0xFFFF_F104)	TA23MOD (0xFFFF_F10C)			
	Timer Flip-Flop Control register	TA1FFCR (0xFFFF_F105)	TA3FFCR (0xFFFF_F10D)			



11.1 Block Diagrams




Figure 11.1 TMRA01 Block Diagram




Figure 11.2 TMRA23 Block Diagram



11.2 Timer Components

11.2.1 Prescaler

The TMRA01 has a 9-bit prescalar that slows the rate of a clocking source to the counters. The prescalar clock source (ϕ T0) can be selected from fperiph, fperiph/2 and fperiph/4 by programming the PRCK[1:0] field of the SYSCR0 located within the CG. fperiph can be selected from fgear (geared clock) and fc (non-geared clock) by programming the FPSEL bit of the SYSCR1 located within the CG.

The TA01PRUN bit in the TA01RUN register allows the enabling and disabling of the prescalar for the TMRA01. A write of 1 to this bit starts the prescalar. A write of 0 to this bit clears and halts the prescalar.

Prescalar output taps can be divide-by-2 (ϕ T1), divide-by-8 (ϕ T4), divide-by-32 (ϕ T16) and divide-by-512 (ϕ T256). Table 11.2 shows prescalar output clock resolutions (@fc = 32 MHz).

Table 11.2 Prescalar Output Clock Resolutions

@fc = 40 MHz

Peripheral	Clock Gear	Prescaler		Prescalar Output	Clock Resolution	©10 - 40 WH 12
Clock Select SYSCR1. FPSEL	Value SYSCR1. GEAR[1:0]	Clock Source SYSCR0. PRCK[1:0]	фТ1	φΤ4	φT16	φТ256
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹² (102.4 μs)
	01 (fc/2)	01 (fperiph/2)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
0 (fgear)		10 (fperiph)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
0 (igear)		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)	fc/2 ¹³ (204.8 μs)
	10 (fc/4)	01 (fperiph/2)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹² (102.4 μs)
		10 (fperiph)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
		00 (fperiph/4)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6 μs)	fc/2 ¹⁴ (409.6 μs)
	11 (fc/8)	01 (fperiph/2)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)	fc/2 ¹³ (204.8 μs)
		10 (fperiph)		fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹² (102.4 μs)
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	01 (fc/2)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
1 (fo)		10 (fperiph)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
1 (fc)		00 (fperiph/4)	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	10 (fc/4)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)		_	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
		00 (fperiph/4)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	11 (fc/8)	01 (fperiph/2)	_	_	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)			fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)

Note 1: The prescaler's output clock φTn must be selected so that φTn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The - character means "Don't use."



11.2.2 Up-Counters (UC0 and UC1)

The timer module contains two 8-bit binary up-counters, each of which is driven by a clock independently selected by the TA01MOD register.

The clock input to the UC0 is either one of three prescalar outputs ($\phi T1, \phi T4, \phi T16$) or the external clock applied to the TA0IN pin. Which clock is to use is programmed into the TA0CLK[1:0] field of the TA01MOD register.

Possible clock sources for the UC1 depend on the selected operating mode. In 16-bit interval timer mode, the clock input to the UC1 is always the UC0 overflow output. In other operating modes, the clock input to the UC1 is either one of three prescalar outputs (ϕ T1, ϕ T16, ϕ T256) or the TMRA0 comparator match-detect output.

The TAORUN and TA1RUN bits in the TAO1RUN register are used to start counting and to stop and clear the counter. Upon reset, the up-counter is set to 00H and the whole timer module is disabled.

11.2.3 Timer Registers (TA0REG and TA1REG)

Each timer register is an 8-bit register containing a time constant. When the up-counter reaches the time constant value in the timer register, the comparator block generates a match-detect signal. When the time constant is set to 00H, a match occurs upon a counter overflow.

One of the two timer registers, TA0REG, is double-buffered. The double-buffering function can be enabled and disabled through the programming of the TA0RDE bit in the TA01RUN: 0=disable, 1=enable.

If double-buffering is enabled, the TA0REG latches a new time constant value from the register buffer. This takes place upon detection of a 2ⁿ-1 overflow in PWM mode and upon a match between the UC0 and the TA1REG in PPG mode. Double-buffering must be disabled in interval timer modes.

A reset clears the TA01RUN.TA0RDE bit to 0, disabling the double-buffering function. To use this function, the TA01RUN.TA0RDE bit must be set to 1 after loading the TA0REG with a time constant. When TA01RUN.TA0RDE=1, the next time constant can be written to the register buffer.

Figure 11.13 illustrates the double-buffer structure for the TAOREG.




Figure 11.3 Timer Register 0 (TA0REG) Structure

Note: The timer register and the corresponding register buffer are mapped to the same address. When TA01RUN.TA0RDE=0, a time constant value is written to both of the timer register and the register buffer; when TA01RUN.TA0RDE=1, a time constant value is written only to the register buffer.



The addresses of the timer registers are as follows:

TAOREG: 0xFFF_F102
TA1REG: 0xFFFF_F103
TA2REG: 0xFFFF_F10A
TA3REG: 0xFFFF_F10B

The timer registers are write-only registers.

11.2.4 Comparators (CP0 and CP1)

The comparator compares the output of the 8-bit up-counter with a time constant value in the 8-bit timer register. When a match is detected, an interrupt (INTTA0/INTTA1) is generated and the timer flip-flop is toggled, if so enabled.

11.2.5 Timer Flip-Flop (TA1FF)

The timer flip-flop (TA1FF) is toggled, if so enabled, each time the comparator match-detect output is asserted. The toggling of the timer flip-flop can be enabled and disabled through the programming of the TAFF1IE bit in the TA1FFCR.

A reset clears the TAFF1IE bit, disabling the toggling of the TA1FF. The TA1FF can be initialized to 1 or 0 by writing 01 or 10 to the TAFF1C[1:0] field in the TA1FFCR. Additionally, a write of 00 by software causes the TA1FF to be toggled to the opposite value.

The value of the TA1FF can be driven onto the TA1OUT pin, which is multiplexed with P71. The Port 7 registers (P7CR and P7FC) must be programmed to configure the P71/TA1OUT pin as TA1OUT.



11.3 Register Description

TMRA01 Run Register

TA01RUN (0xFFFF_F100)

	7	6	5	4	3	2	1	0
Name	TA0RDE	_	_	—	I2TA01	TA01PRUN	TA1RUN	TA0RUN
Read/Write	R/W			_		R/	W	
Reset Value	0	—	—	—	0	0	0	0
Function	Double Buffering 0: Disable 1: Enable				IDLE 0: Off 1: On	Run/Stop	Timer Run/S 0: Stop & cle 1: Run	•

I2TA01: Timer on/off in IDLE mode

TA01PRUN: Prescaler TA1RUN: TMRA1 TA0RUN: TMRA0

Note: Bits 4, 5 and 6 are read as undefined.

TMRA23 Run Register

TA23RUN (0xFFFF_F108)

	7	6	5	4	3	2	1	0			
Name	TA2RDE	_	_	_	I2TA23	TA23PRUN	TA3RUN	TA2RUN			
Read/Write	R/W	_	_	_		R/	W	V			
Reset Value	0	_	_	_	0	0	0	0			
Function	Double Buffering 0: Disable 1: Enable				IDLE 0: Off 1: On	Run/Stop	Timer Run/S 0: Stop & cle 1: Run				

I2TA23: Timer on/off in IDLE mode

TA23PRUN: Prescaler TA3RUN: TMRA3 TA2RUN: TMRA2

Note: Bits 4, 5 and 6 are read as undefined.

Figure 11.4 Timer Run Registers






Figure 11.5 Timer Mode Register



TMRA23 Mode Register 7 6 5 3 2 0 TA23MOD Name TA23M1 TA23M0 PWM21 PWM20 TA3CLK1 TA3CLK0 TA2CLK1 TA2CLK0 (0xFFFF_F10C) Read/Write R/W Reset Valu 0 0 0 0 0 0 0 0 Operating mode PWM period TMRA3 clock source TMRA2 clock source 00: 8-bit interval timer 00: Reserved 00: TA2TRG 00: TA2IN Function 01: 16-bit interval timer 01: 2⁶-1 01: φT1 01: φT1 10: 8-bit PPG 10: 2⁷-1 10: φT16 10: φT4 11: 28-1 11: 8-bit PWM 11: _{\$\phi\$T256\$} 11: **\$T16** TMRA2 clock source External input (TA2IN) 01 $\phi T1$ (Prescaler) (Prescaler) 10 φΤ4 φT16 11 (Prescaler) TMRA3 clock source TA23MOD.TA23M[1:0]=01 TA23MOD.TA23M[1:0]≠01 00 TMRA2 match output TMRA2 overflow output 01 φΤ1 16-Bit Timer 10 φT16 Mode φT256 11 Period select in 8-bit PWM mode Reserved 01 (26-1) × clock source (2⁷-1) × clock source 10 11 (28-1) × clock source TMRA23 operating mode 00 Two 8-bit timers 01 16-bit timer 8-bit PPG 10 8-bit PWM generation (TMRA2) & 11 8-bit timer (TMRA3)

Figure 11.6 Timer Mode Register



TMRA01 Timer Flip-Flop Control Register

TA1FFCR (0xFFFF_F105)

Name — Read/Write — Reset Value —	6 — — —	5 — —	4 — —	3 TAFF1C1	2 TAFF1C0 R/	1 TAFF1IE W	0 TAFF1IS
Read/Write —	_ 	<u> </u>		TAFF1C1		!	TAFF1IS
		— —	_		R/	W	
Reset Value —		_					
	T .		1	1	1	0	0
Function				00: Toggles (software to 01: Sets TA 10: Clears T 11: Don't-ca This field is read as 11.	ggle) 1FF to 1. FA1FF to 0. are	TA1FF toggle enable 0: Disable 1: Enable	TA1FF toggle trigger 0: TMRA0 1: TMRA1

Selects a signal to toggle Timer Flip-Flop 1 (TA1FF) (Don't-care in other than 8-bit timer mode)

0	Toggled by TMRA0
1	Toggled by TMRA1

Note: Bits 4 to 7 are read as undefined.

Figure 11.7 TMRA01 Flip-Flop Control Register



TMRA23 Flip-Flop Control Register

TA3FFCR (0xFFFF_F10D)

Name -	7	6	5							
Name –			J	4	3	2	1	0		
	-	_	_	_	TAFF3C1	TAFF3C0	TAFF3IE	TAFF3IS		
Read/Write -	-	_	—	—	R/W					
Reset Value -	_	_	_	_	1	1	0	0		
Function					00: Toggles (software to 01: Sets TA 10: Clears 11: Don't ca This field is read as 11.	ggle). 3FF to 1 FA3FF to 0 are	TA3FF toggle enable 0: Disable 1: Enable	TA3FF trigger 0: TMRA2 1: TMRA3		

Selects a signal to toggle Timer Flip-Flop 3 (TA3FF) (Don't-care in other than 8-bit timer mode)

0	Toggled by TMRA2
1	Toggled by TMRA3

Note: Bits 4 to 7 are read as undefined values.

Figure 11.8 TMRA23 Flip-Flop Control Register



11.4 Operating Modes

11.4.1 8-Bit Interval Timer Mode

The TMRA0 and the TMRA1 can be independently programmed as 8-bit interval timers. Programming these timers should only be attempted when the timers are not running.

(1) Generating Periodic Interrupts

In the following example, the TMRA1 is used to accomplish periodic interrupt generation. First, stop the TMRA1 (if it is running). Then, set the operating mode, clock source and interrupt interval in the TA01MOD and TA1REG registers. Then, enable the INTTA1 interrupt and start the TMRA1.

Example: Generating the INTTA1 interrupt at a $20-\mu s$ interval (fc = 32 MHz)

Clocking conditions:

System clock: High-speed (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

	MS	В						L	.SB	
_		7	6	5	4	3	2	1	0	
TA01RUN	\leftarrow	_	_	Х	Χ	_	_	0	_	Stops and clears the TMRA1.
TA01MOD	\leftarrow	0	0	X	X	1	0	X	X	Selects 8-bit interval timer mode and
										φT1 as the clock source (which provides a 0.2-
										μs resolution @fc = 40 MHz.)
TA1REG	\leftarrow	0	1	0	1	0	0	0	0	Sets the time constant value in the TA1REG.
										$20 \ \mu s \div \phi T1 = 80 \ (50H)$
IMC5LH	\leftarrow	Χ	Х	1	1	0	1	0	1	Enables INTTA1 and sets the interrupt level to
										5. INTTA1 must always be programmed to be
										rising-edge triggered.
TA01RUN	\leftarrow	_	Х	X	X	-	1	1	-	Starts the TMRA1.

X = Don't care, -= No change

Refer to Table 11.2 when selecting a timer clock source.

Note: The clock inputs to the TMRA0 and the TMRA1 can be one of the following:

TMRA0: TA0IN input, \$\phi\$T1, \$\phi\$T4 or \$\phi\$T16

TMRA1: Match-detect signal from the TMRA0, ϕ T1, ϕ T16 or ϕ T256



(2) Generating a SquareWave with a 50% Duty Cycle

The 8-bit interval timer mode can be used to generate square-wave output. This is accomplished by toggling the timer flip-flop (TA1FF) periodically. The TA1FF state can be driven out to the TA1OUT pin. Both the TMRA0 and the TMRA1 can be used as square-wave generators. The following shows an example using the TMRA1.

Example: Generating square-wave output with a 1.2- $\!\mu s$ period on the TA1OUT pin

(fc = 40 MHz)

Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

	MSB						L	.SB		
	7	6	5	4	3	2	1	0		
TA01RUN	\leftarrow -	Х	Х	Х	-	_	0	_		Stops and clears the TMRA1.
TA01MOD	← 0	0	Х	Χ	0	1	_	_		Selects 8-bit interval timer mode and
										$\phi T1$ as the clock source (which provides a 0.2- μs resolution @fc = 40 MHz).
TA1REG	← 0	0	0	0	0	0	1	1		Sets the time constant value in the TA1REG.
										1.2 μ s ÷ ϕ T1 ÷ 2 = 3
TA1FFCR		Х	X	X	1	0	1	1		Clears the TA1FF to 0 and selects the TMRA1 match-detect output as a toggle-trigger signal.
P7CR	← -	_	_	_	_	_	1	_]	Configurate D74 on the TA4OLIT autout nin
P7FC	\leftarrow -	_	_	_	_	_	1	_	ſ	Configures P71 as the TA1OUT output pin.
TA01RUN	\leftarrow -	X	X	X	-	1	1	-		Starts the TMRA1.

X = Don't care, -= No change




Figure 11.9 Square-Wave Generation (50% Duty Cycle)



(3) Using the TMRA0 Match-Detect Output as a Trigger for the TMRA1

Set the TMRA01 in 8-bit interval timer mode. Select the TMRA0 comparator match-detect output (TA0TRG) as the clock source for the TMRA1.




Figure 11.10 Using the TMRA0 Match-Detect Output as a Trigger for the TMRA1

11.4.2 16-Bit Interval Timer Mode

The TMRA0 and the TMRA1 are cascadable to form a 16-bit interval timer. The TMRA01 is put in 16-bit interval timer mode by programming the TA01M[1:0] field in the TA01MOD register to 01.

In 16-bit interval timer mode, the TMRA1 is clocked by the counter overflow output from the TMRA0. In this mode, the TA1CLK[1:0] bits in the TA01MOD register are don't-cares. The clock input to the TMRA0 can be selected from an external clock and one of three prescalar outputs (see Table 11.2).

Write the lower eight bits of a time constant value to the TA0REG and the upper eight bits to the TA1REG. Programming these registers should only be attempted when the timers are not running.

Example: Generating the INTTA1 interrupt at a 0.2-second interval (fc = 40 MHz)

Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

Under the above conditions, $\phi T16$ has a period of 3.2 μs @ 40 MHz. When $\phi T16$ is used as the TMRA0 clock source, the required time constant value is calculated as follows:

$$0.2 \text{ s} \div 3.2 \,\mu\text{s} = 62500 = \text{H424H}$$

Thus, the TA1REG is to be set to F4H and the TA0REG to 24H.

Every time the up-counter UC0 reaches the value in the TA0REG, the TMRA0 comparator generates a match-detect output, but the TMRA0 continues counting up. A match between the UC0 and the TA0REG does not cause an INTTA0 interrupt.

Every time the up-counter UC1 reaches the value in the TA1REG, the TMRA1 comparator generates a match-detect output. When the TMRA0 and TMRA1 match-detect outputs are asserted simultaneously, both the up-counters (UC0 and UC1) are reset to 00H and an interrupt is generated on INTTA1. Also, if so enabled, the timer flip-flop (TA1FF) is toggled.

Example: TA1REG = 04H and TA0REG = 80H





Figure 11.11 Timer Output in 16-Bit Interval Timer Mode

11.4.3 8-Bit Programmable Pulse Generation (PPG) Mode

The 8-bit PPG mode can be used to generate a square wave with any frequency and duty cycle, as shown below. The pulse can be high-going and low-going, as determined by the initial setting of the timer flip-flop (TA1FF). This mode is supported by the TMRA0, but not by the TMRA1. The square-wave output is driven to the TA1OUT pin (which is multiplexed with P71).






Figure 11.12 8-Bit PPG Output Waveform

In this mode, a square wave is generated by toggling the timer flip-flop (TA1FF). The TA1FF changes state every time a match is detected between the UC0 and the TA0REG and between the UC0 and the TA1REG.

The TA0REG must be set to a value less than the TA1REG value.

In this mode, the TMRA1 up-counter (UC1) can not be independently used; however, the TMRA1 must be put in a running state by setting the TA1RUN bit in the TA01RUN register to 1.

Figure 11.3 shows a functional diagram of 8-bit PPG mode.




Figure 11.13 Functional Diagram of 8-Bit PPG Mode

In 8-bit PPG mode, if the double-buffering function is enabled, the TA0REG value can be changed dynamically by writing a new value into the register buffer. Upon a match between the TA1REG and the UC0, the TA0REG latches a new value from the register buffer.

The TA0REG can be loaded with a new value upon every match, thus making it easy to generate a square wave with virtually any (and variable) duty cycle.





Figure 11.14 Register Buffer Operation

Example: Generating a 50-kHz square wave with a 25% duty cycle (fc = 40 MHz)



Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)


The time constant values to be loaded into the TA0REG and TA1REG are determined as follows:

A 50-kHz waveform has a period of 20 μ s. Under the above clocking conditions, ϕ T1 has a 0.2- μ s resolution (@fc = 40 MHz). When ϕ T1 is used as the timer clock source, the TA1REG should be loaded with:

$$20 \mu s \div 0.2 \mu s = 100 (64H)$$

With a 25% duty cycle, the high pulse width is calculated as 20 μ s \times 1/4 = 5 μ s. Thus, the TA0REG should be loaded with:

$$5 \mu s \div 0.2 \mu s = 25 (19H)$$





11.4.4 8-Bit PWM Generation Mode

The TMRA0 can be used as a pulse-width modulated (PWM) signal generator with up to 8 bits of resolution. This mode is supported by the TMRA0, but not by the TMRA1. The PWM signal is driven out on the TA1OUT pin (which is multiplexed with P71).

While the TMRA01 is in this mode, the TMRA1 is usable as an 8-bit interval timer. However, the TMRA0 match-detect output can not be used as a clock source for the TMRA1, and the timer output is not available for the TMRA1.

The timer flip-flop toggles when the up-counter (UC0) reaches the TA0REG value and when a 2^n -1 counter overflow occurs, where n is programmable to 6, 7 or 8 through the PWM[01:00] field in the TA01MOD register. The UC0 is reset to 00H upon a 2^n -1 overflow.

In 8-bit PWM generation mode, the following must be satisfied:

 $(TA0REG value) < (2^{n}-1 counter overflow value)$

 $(TA0REG value) \neq 0$




Figure 11.15 8-Bit PWM Signal Generation

Figure 11.16 shows a functional diagram of 8-bit PWM generation mode.




Figure 11.16 Functional Diagram of 8-Bit PWM Generation Mode



In 8-bit PWM generation mode, if the double-buffering function is enabled, the TA0REG value (i.e., the duty cycle) can be changed dynamically by writing a new value into the register buffer. Upon a 2ⁿ-1 counter overflow, the TA0REG latches a new value from the register buffer.

The TA0REG can be loaded with a new value upon every counter overflow, thus generating a PWM signal with variable duty cycle.





Figure 11.17 Register Buffer Operation

Example: Generating a PWM signal as shown below on the TA1OUT pin (fc = 40 MHz)



Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

Under the above conditions, $\phi T1$ has a 0.2- μs period (@fc = 40 MHz).

$$25.4 \,\mu s \div 0.2 \,\mu s = 127$$

which is equal to $2^7 - 1$.

$$14 \mu s \div 0.2 \mu s = 70 = 46H$$

Hence, the time constant value to be programmed into the TA0REG is 48H.

	MSB	LSB	
	7 6 5	4 3 2 1 0	
TA01RUN	\leftarrow - X X	X 0	Stops and clears the TMRA0.
TA01MOD	← 1 1 1	0 0 1	Selects 8-bit PWM mode (period = 2^7 –1) and ϕ T1 as the clock source.
TA0REG	← 0 1 0	0 0 1 1 0	Writes 46H.
TA1FFCR	\leftarrow X X X	X 1 0 1 X	Clears the TA1FF to 0 and enables toggling.
P7CR P7FC	← − − − − ← − − −	1 - } 1 - }	Configures P71 as the TA1OUT output pin.
TA01RUN	\leftarrow 1 X X	x - 1 - 1	Starts the TMRA0.

X = Don't care, -= No change



Table 11.3 PWM Period

@fc = 40 MHz

			@tc = 40 MHz										
Peripheral	Clock Gear	Prescaler				P\	NM Peri	od					
Clock Select	Value	Clock		$2^6 - 1$			$2^{7} - 1$			$2^{8} - 1$			
SYSCR1. SYSCR1. GEAR[1:0]		Source SYSCR0. PRCK[1:0]	φΤ1	φТ4	φ T 16	φΤ1	φТ4	φ T 16	φΤ1	φТ4	φT16		
		00 (fperiph/4)	12.6 μs	50.4 μs	201.6 μs	25.4 μs	101.6 μs	406.4 μs	51 μs	204 μs	816 μs		
	00 (fc)	01 (fperiph/2)	6.3 μs	25.2 μs	100.8 μs	12.7 μs	50.8 μs	203.2 μs	25.5 μs	102 μs	408 μs		
		10 (fperiph)	_	12.6 μs	50.4 μs	_	25.4 μs	101.6 μs		51 μs	204 μs		
		00 (fperiph/4)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102 μs	408 μs	1632 μs		
	01 (fc/2)	01 (fperiph/2)	12.6 μs	50.4 μs	201.6 μs	25.4 μs	101.6 μs	406.4 μs	51 μs	204 μs	816 μs		
O (facer)		10 (fperiph)	_	25.2 μs	100.8 μs	_	50.8 μs	203.2 μs		102 μs	408 μs		
0 (fgear)		00 (fperiph/4)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1626 μs	204 μs	816 µs	3264 μs		
	10 (fc/4)	01 (fperiph/2)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102 μs	408 μs	1632 μs		
		10 (fperiph)	_	50.4 μs	201.6 μs	_	101.6 μs	406.4 μs		204 μs	816 μs		
		00 (fperiph/4)	100.8 μs	403.2 μs	1613 μs	203.2 μs	812.8 μs	3251 μs	408 μs	1632 μs	6528 μs		
	11 (fc/8)	01 (fperiph/2)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1626 μs	204 μs	816 µs	3264 μs		
		10 (fperiph)	_	100.8 μs	403.2 μs	_	203.2 μs	812.8 μs		408 μs	1632 μs		
		00 (fperiph/4)	12.6 μs	50.4 μs	201.6 μs	25.4 μs	101.6 μs	406.4 μs	51 μs	204 μs	816 μs		
	00 (fc)	01 (fperiph/2)	6.3 μs	25.2 μs	100.8 μs	12.7 μs	50.8 μs	203.2 μs	25.5 μs	102 μs	408 μs		
		10 (fperiph)	_	12.6 μs	50.4 μs	_	25.4 μs	101.6 μs	_	51 μs	204 μs		
		00 (fperiph/4)	12.6 μs	50.4 μs	201.6 μs	25.4 μs	101.6 μs	406.4 μs	51 μs	204 μs	816 μs		
	01 (fc/2)	01 (fperiph/2)	_	25.2 μs	100.8 μs	_	50.8 μs	203.2 μs	_	102 μs	408 μs		
1 (fo)		10 (fperiph)	_	12.6 μs	50.4 μs	_	25.4 μs	101.6 μs	_	51 μs	204 μs		
1 (fc)		00 (fperiph/4)	_	50.4 μs	201.6 μs	_	101.6 μs	406.4 μs		204 μs	816 μs		
	10 (fc/4)	01 (fperiph/2)	_	25.2 μs	100.8 μs	_	50.8 μs	203.2 μs	_	102 μs	408 μs		
		10 (fperiph)	_	_	50.4 μs	_	_	101.6 μs	_	_	204 μs		
		00 (fperiph/4)		50.4 μs	201.6 μs	_	101.6 μs	406.4 μs	_	204 μs	816 µs		
	11 (fc/8)	01 (fperiph/2)		_	100.8 μs	_	_	203.2 μs	_	_	408 μs		
		10 (fperiph)	_	_	50.4 μs	_	_	101.6 μs	_	_	204 μs		

Note 1: The prescaler's output clock ϕ Tn must be selected so that ϕ Tn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."



11.4.5 Operating Mode Summary

Table 11.4 shows the settings for the TMRA01 for each of the operating modes.

Table 11.4 Register Settings for Each Operating Mode

Register		TA01MOD						
Field	TA01M[1:0]	PWM[01:00]	TA1CLK[1:0]	TA0CLK[1:0]	TAFF1IS			
Function	Interval Timer Mode	PWM Period	UC1 Clock Source	UC0 Clock Source	Timer Flip-Flop Toggle-Trigger			
8-Bit Timer × 2ch	00	_	Match output from UC0 φT1, φT16, φT256 (00, 01, 10, 11)	External clock,	0: UC0 output 1: UC1 output			
16-Bit Timer Mode	01	_	_	External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	_			
8-Bit PPG × 1ch	10	_	_	External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	_			
8-Bit PWM × 1ch 8-Bit Timer × 1ch (Note)	11	$2^{6}-1, 2^{7}-1,$ $2^{8}-1$ (01, 10, 11)	φT1, φT16, φT256 (01, 10, 11)	External clock, \$\phi\$T1, \$\phi\$T4, \$\phi\$T16 (00, 01, 10, 11)	PWM output			

- = Don't care

Note: In 8-bit PWM generation mode, the UC1 can be used as an 8-bit timer. However, the match-detect output from the UC0 can not be used as a clock source for the UC1, and the timer output is not available for the UC1.



12. 16-Bit Timer/Event Counters (TMRBs)

The TMP1941AF has a 16-bit timer/event counter consisting of four identical channels (TMRB0–TMRB3). Each channel has the following three basic operating modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

Each channel has the capture capability used to latch the value of the counter. The capture capability allows:

- Frequency measurement
- Pulse-width measurement
- Time difference measurement

Figure 12.1 to Figure 12.4 are block diagrams of the TMRB0 to TMRB3.

The main components of a TMRBn block are a 16-bit up-counter, two 16-bit timer registers (one of which is double-buffered), two 16-bit capture registers, two comparators, capture control logic, a timer flip-flop and its associated control logic.

Each channel is independently programmable and functionally equivalent except that the TMRB3 has no external clock/capture trigger inputs. Table 12.1 gives the pins and registers for the four channels. In the following sections, any references to the TMRB0 also apply to all the other channels.

Table 12.1 Pins and Registers for the Four TMRBn Channels

		TMRB0	TMRB1	TMRB2	TMRB3
External Pins	External clock / Capture trigger inputs	TB0IN0 (Shared with P74) TB0IN1 (Shared with P75)	TB1IN0 (Shared with P80) TB1IN1 (Shared with P81)	TB2IN0 (Shared with P83) TB2IN1 (Shared with P84)	_
	Timer flip-flop output	TB0OUT0 (Shared with P76)	TB1OUT0 (Shared with P82)	TB2OUT (Shared with P85)	TB3OUT (Shared with P86)
	Timer Run register	TB0RUN (0xFFFF_F180)	TB1RUN (0xFFFF_F190)	TB2RUN (0xFFFF_F1A0)	TB3RUN (0xFFFF_F1B0)
	Timer Mode register	TB0MOD (0xFFFF_F182)	TB1MOD (0xFFFF_F192)	TB2MOD (0xFFFF_F1A2)	TB3MOD (0xFFFF_F1B2H
	Timer Flip-Flop Control register	TB0FFCR (0xFFFF_F183)	TB1FFCR (0xFFFF_F193)	TB2FFCR (0xFFFF_F1A3)	TB3FFCR (0xFFFF_F1B3)
	Timer registers	TB0RG0L (0xFFFF_F188) TB0RG0H (0xFFFF_F189)	TB1RG0L (0xFFFF_F198) TB1RG0H (0xFFFF_F199)	TB2RG0L (0xFFFF_F1A8) TB2RG0H (0xFFFF_F1A9)	TB3RG0L (0xFFFF_F1B8) TB3RG0H (0xFFFF_F1B9)
Registers (Addresses)		TB0RG1L (0xFFFF_F18A)	TB1RG1L (0xFFFF_F19A)	TB2RG1L (0xFFFF_F1AA)	TB3RG1L (0xFFFF_F1BA)
		TB0RG1H (0xFFFF_F18B)	TB1RG1H (0xFFFF_F19B)	TB2RG1H (0xFFFF_F1AB)	TB3RG1H (0xFFFF_F1BB)
		TB0CP0L (0xFFFF_F18C)	TB1CP0L (0xFFFF_F19C)	TB2CP0L (0xFFFF_F1AC)	TB3CP0L (0xFFFF_F1BC)
		TB0CP0H (0xFFFF_F18D)	TB1CP0H (0xFFFF_F19D)	TB2CP0H (0xFFFF_F1AD)	TB3CP0H (0xFFFF_F1BD)
	Capture registers	TB0CP1L (0xFFFF_F18E)	TB1CP1L (0xFFFF_F19E)	TB2CP1L (0xFFFF_F1AE)	TB3CPIL (0xFFFF_FIBE)
		TB0CP1H (0xFFFF_F18F)	TB1CP1H (0xFFFF_F19F)	TB2CP1H (0xFFFF_F1AF)	TB3CPIH (0xFFFF_FIBF)



12.1 Block Diagrams




Figure 12.1 TMRB0 Block Diagram




Figure 12.2 TMRB1 Block Diagram




Figure 12.3 TMRB2 Block Diagram




Figure 12.4 TMRB3 Block Diagram



12.2 Timer Components

12.2.1 Prescaler

The TMRB0 has a 5-bit prescalar that slows the rate of a clocking source to the counter. The prescalar clock source (ϕ T0) can be selected from fperiph, fperiph/2 and fperiph/4 by programming the PRCK[1:0] field of the SYSCR0 located within the CG. fperiph can be selected from fgear (geared clock) and fc (non-geared clock) by programming the FPSEL bit of the SYSCR1 located within the CG.

The TB0RUN bit in the TB0RUN register allows the enabling and disabling of the TMRB0 prescalar. A write of 1 to this bit starts the prescalar. A write of 0 to this bit clears and halts the prescalar.

Prescalar output taps can be divide-by-2 (ϕ T1), divide-by-8 (ϕ T4) and divide-by-32 (ϕ T16). Table 12.2 shows prescalar output clock resolutions (@fc = 32 MHz).

Table 12.2 Prescaler Output Clock Resolutions

@fc = 40 MHz

Peripheral Clock	Clock Gear Value	Prescaler Clock	Prescaler	Prescaler Output Clock Resolution				
Select SYSCR1.FPSEL	SYSCR1.GEAR[1:0]	Source SYSCR0.PRCK[1:0]	φΤ1	φΤ4	φT16			
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)			
		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
	01 (fc/2)	01 (fperiph/2)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
0 (2001)		10 (fperiph)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
0 (gear)		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)			
	10 (fc/4)	01 (fperiph/2)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
		10 (fperiph)	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
	11 (fc/8)	00 (fperiph/4)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6 μs)			
		01 (fperiph/2)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)			
		10 (fperiph)	_	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)			
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
	01 (fc/2)	01 (fperiph/2)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
1 (fc)		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)			
1 (10)		00 (fperiph/4)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
	10 (fc/4)	01 (fperiph/2)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
		10 (fperiph)			fc/2 ⁵ (0.8 μs)			
		00 (fperiph/4)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
	11 (fc/8)	01 (fperiph/2)			fc/2 ⁶ (1.6 μs)			
		10 (fperiph)			fc/2 ⁵ (0.8 μs)			

Note 1: The prescaler's output clock φTn must be selected so that the relationship φTn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."



12.2.2 Up-Counter (UC0)

The TMRB0 contains a 16-bit binary up-counter, which is driven by a clock selected by the TB0CLK[1:0] field in the TB0MOD register. The clock input to the UC0 is either one of three prescalar outputs (ϕ T1, ϕ T4, ϕ T16) or the external clock applied to the TB0IN0 pin. The clock input can be selected through the programming of the TB0CLK[1:0] field in the TB0MOD register.

The TB0RUN bit in the TB0RUN register is used to start the UC0 and to stop and clear the UC0. The UC0 is cleared to 0000H, if so enabled, when it reaches the value in the TB0RG1H/L register. The TB0CLE bit in the TB0MOD register allows the user to enable and disable this clearing. If it is disabled, the UC0 acts as a free-running counter.

An overflow interrupt (INTTBOF0) is generated upon a counter overflow.

Note: Programming the TB0CLK[1:0] and TB0CLE bits in the TB0MOD register should only be attempted when the timer is not running.

12.2.3 Timer Registers (TB0RG0H/L and TB0RG1H/L)

Each timer channel has two 16-bit timer registers containing a time constant. When the up-counter reaches the time constant value in each timer register, the associated comparator block generates a match-detect signal.

Each of the timer registers (TB0RG0H/L, TB0RG1H/L) can be written with either a halfword-store instruction or a series of two byte-store instructions. When byte-store instructions are used, the low-order byte must be stored first, followed by the high-order byte. The 16-bit timer registers are often simply referred to as TB0RG0 and TB0RG1 without the H and L suffix.

One of the two timer registers, TB0RG0, is double-buffered. The double-buffering function can be enabled and disabled through the programming of the TB0RDE bit in the TB0RUN: 0=disable, 1=enable.

If double-buffering is enabled, the TB0RG0 latches a new time constant value from the register buffer. This takes place when a match is detected between the UC0 and the TB0RG1.


Upon reset, the contents of the TB0RG0 and TB0RG1 are undefined; thus, they must be loaded with valid values before the timer can be used. A reset clears the TB0RUN.TB0RDE bit to 0, disabling the double-buffering function. To use this function, the TB0RUN.TB0RDE bit must be set to 1 after loading the TB0RG0 and TB0RG1 with time constants. When TB0RUN.TB0RDE=1, the next time constant can be written to the register buffer.

Note 1: The TB0RG0 and the corresponding register buffer are mapped to the same address (0xFFFF_F188 thru 0xFFFF_F189). When TB0RUN.TB0RDE=0, a time constant value is written to both the TB0RG0 and the register buffer; when TB0RUN.TB0RDE=1, a time constant value is written only to the register buffer. Therefore, the double-buffering function should be disabled when writing an initial time constant to the timer register.

Note 2: Programming the TB0RDE bit should only be attempted when the timer is not running.

The following diagram shows the addresses of each timer register.





The Timer registers are write-only registers and cannot be read.


12.2.4 Capture Registers (TB0CP0H/L and TB0CP1H/L)

The capture registers are 16-bit registers used to latch the value of the up-counter (UC0).

Each of the capture registers can be read with either a halfword-load instruction or a series of two byte-load instructions. When byte-load instructions are used, the low-order byte must be read first, followed by the high-order byte. The 16-bit capture registers are often simply referred to as TBnCP and TBnCP1 without the H and L suffix.

The following diagram shows the addresses of each capture register.





The Capture registers are read-only registers and cannot be written by software.

12.2.5 Capture Control Logic

The capture control logic controls the capture of an up-counter (UC0) value into the capture registers (TB0CP0 and TB0CP1). The TB0CPM[1:0] field in the TB0MOD register selects a capture trigger input to be sensed by the capture control logic.

Futhermore, a counter value can be captured under software control; a write of 0 to the TB0MOD.TB0CP0 bit causes the current UC0 value to be latched into the TB0CP0. To use the capture capability, the prescalar must be running (i.e., TB0RUN.TB0PRUN=1).

- Note 1: Reading the eight low-order bits of a capture register disables the capture capability. Reading the eight high-order bits thereafter re-enables the capture capability. The reading of a whole capture register should be completed during an interval between active transitions on the defined capture trigger input.
- Note 2: Don't stop the timer after only reading the eight low-order bits of a capture register. If this is done, the capture capability continues to remain in the disabled state even after the timer is restarted.
- Note 3: When the TB0IN0 pin is selected as a capture trigger input, it can not function as a timer clock source.



12.2.6 Comparators (CP0 and CP1)

The TMRB0 contains two 16-bit comparators. The CP0 block compares the output of the up-counter (UC0) with a time constant value in the TB0RG0. The CP1 block compares the output of the UC0 with a time constant value in the TB0RG1. When a match is detected, an interrupt (INTTB00/INTTB01) is generated.

12.2.7 Timer Flip-Flop (TB0FF0)

The timer flip-flop (TB0FF0) is toggled, if so enabled, upon assertion of match-detect signals from the comparators and latch signals from the capture control logic. The toggling of the TB0FF0 can be enabled and disabled through the programming of the TB0C1T1, TB0C0T1, TB0E1T1 and TB0E0T1 bits in the TB0FFCR register.

Upon reset, the TB0FF0 assumes an undefined state. The TB0FF0 can be initialized to 1 or 0 by writing 01 or 10 to the TB0FF0C[1:0] field in the TB0FFCR. A write of 01 to this field sets the TB0FF0; a write of 10 to this field clears the TB0FF0. Additionally, a write of 00 causes the TB0FF0 to be toggled to the opposite value.

The value of the TB0FF0 can be driven onto the TB0OUT pin, which is multiplied with P76. The Port 7 registers (P7CR and P7FC) must be programmed to configure the P76/TB0OUT pin as TB0OUT.

Note: Programming the TB0FF0C[1:0] field should only be attempted when the timer is not running.



12.3 Register Description

TMRB0 Run register

TB0RUN (0xFFFF_F180)

	7	6	5	4	3	2	1	0
Name	TB0RDE	_	_	_	I2TB0	TB0PRUN	_	TB0RUN
Read/Write	R/W	R/W	_	_	R/W	R/W	_	R/W
Reset Value	0	0	_	_	0	0	_	0
Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run

I2TB0: Timer on/off in IDLE mode

TB0PRUN: Prescaler TB0RUN: TMRB0

Note: Bits 1, 4 and 5 are read as undefined.

TMRB1 Run register

TB1RUN (0xFFFF_F190)

	7	6	5	4	3	2	1	0
Name	TB1RDE	_	_	_	I2TB1	TB1PRUN	_	TB1RUN
Read/Write	R/W	R/W	_	_	R/W	R/W	_	R/W
Reset Value	0	0	_	_	0	0	—	0
Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run

I2TB1: Timer on/off in IDLE mode

TB1PRUN: Prescaler TB1RUN: TMBR1

Note: Bits 1, 4 and 5 are read as undefined.

Figure 12.5 Timer Run Registers



TMRB2 Run register

TB2RUN (0xFFFF_F1A0)

	7	6	5	4	3	2	1	0
Name	TB2RDE	—	_	_	I2TB2	TB2PRUN	_	TB2RUN
Read/Write	R/W	R/W	—	_	R/W	R/W	_	R/W
Reset Value	0	0		_	0	0	_	0
Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run

I2TB2: Timer on/off in IDLE mode

TB2PRUN: Prescaler TB2RUN: TMRB2

Note: Bits 1, 4 and 5 are read as undefined.

TMRB3 Run register

TB3RUN (0xFFFF_F1B0)

	7	6	5	4	3	2	1	0
Name	TB3RDE	_	_	—	I2TB3	TB3PRUN	_	TB3RUN
Read/Write	R/W	R/W	_	_	R/W	R/W	_	R/W
Reset Value	0	0	_	_	0	0	_	0
Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run

I2TB3: Timer on/off in IDLE mode

TB3PRUN: Prescaler TB3RUN: TMRB3


Note: Bits 1, 4 and 5 are read as undefined.


Figure 12.6 Timer Run Registers



TMRB0 Mode Register

TB0MOD (0xFFFF_F182)






0 Latches UC0 value into TB0CP0.
1 Don't care

Figure 12.7 TMRB0 Mode Register



TMRB1 Mode Register

TB1MOD (0xFFFF_F192)



Latches UC1 value into TB1CP1 at falling edges of TA1OUT.

Software capture

Ducktones UC1 value into TB1CP0.

Don't care

Latches UC1 value into TB1CP0 at rising edges of TB1IN0.

Latches UC1 value into TB1CP1 at falling edges of TB1IN0.

Latches UC1 value into TB1CP0 at rising edges of TA1OUT.

Figure 12.8 TMRB1 Mode Register

10

11



TMRB2 Mode Register

TB2MOD (0xFFFF_F1A2)

	7	6	5	4	3	2	1	0
Name	_	_	TB2CP0	TB2CPM1	TB2CPM0	TB2CLE	TB2CLK1	TB2CLK0
Read/Write	R/	W	W*			R/W		
Reset Value	0	0	1	0	0	0	0	0
	Must be wri	tten as 00.	Software	Capture trig	gers		TMRB2 clo	ck source
			capture	00: Disable	b	control	00: TB2IN0	input
Function			0: Capture	01: TB2IN0 ²	↑TB2IN1↑	0: Disable	01: φT1	
			1: Don't	10: TB2IN0 ²	↑TB2IN0↓	1: Enable	10: φΤ4	
			care	11: TA1OU	Γ [↑] ΤΑ1ΟUT↓		11: φT16	




Figure 12.9 TMRB2 Mode Register



TMRB3 Mode Register

TB3MOD (0xFFFF_F1B2)

	7	6	5	4	3	2		1	0
Name	_	—	TB3CP0	TB3CPM1	TB3CPM0	TB3C	LE	TB3CLK1	TB3CLK0
Read/Write	R/	W	W*			R/W	I		
Reset Value	0	0	1	0	0	0		0	0
Function	Must be wri	tten as 00.	0: Capture 1: Don't	Capture trig 00: Disabled 01: Disabled 10: Disabled 11: TA1OU	d d d	UC3 cl control 0: Disa 1: Enal	ble	TMRB3 cloo 00: TB3IN0 01:	




Figure 12.10 TMRB3 Mode Register

TB0FFCR



TMRB0 Timer Flip-Flop Control Register 4 2 7 6 5 1 TB0E1T1 TB0E0T1 TB0FF0C1 TB0FF0C0 TB0C1T1 TB0C0T1 Name (0xFFFF_F183) Read/Write W* R/W Reset Value 0 0 0 0 Function Must be written as 11. TB0FF0 toggle-trigger TB0FF0 control 0: Trigger disabled 00: Toggle 01: Set 1: Trigger enabled 10: Clear UC0 $UC0 \rightarrow$ UC0 = UC0 = * This field is always 11: Don't care →TB0CP1 TB0CP0 TB0RG1 TB0RG0 read as 11. * This field is always read as 11. Timer flip-flop (TB0FF0) control Toggles TB0FF0. (software toggle) 01 Sets TB0FF0 to 1. 10 Clears TB0FF0 to 0. Don't care (read as 11) 11 When UC0 reaches TB0RG0 value. Toggle-trigger disabled Toggle-trigger enabled When UC0 reaches TB0RG1 value. Toggle-trigger disabled Toggle-trigger enabled

Note: Capturing the counter value into TB0CP0 via a software capture also generates a toggle-trigger to TB0FF0.

When UC0 value is latched into TB0CP0 (see Note).

Toggle-trigger disabled Toggle-trigger enabled When UC0 value is latched into TB0CP1 Toggle-trigger disabled Toggle-trigger enabled

Figure 12.11 TMRB0 Timer Flip-Flop Control Register

TB1FFCR



TMRB1 Timer Flip-Flop Control Register 5 4 2 7 6 1 TB1E1T1 TB1E0T1 TB1FF0C1 TB1FF0C0 TB1C1T1 TB1C0T1 Name (0xFFFF_F193) Read/Write W* R/W Reset Value 0 0 0 0 Function Must be written as 11. TB1FF0 toggle-trigger TB1FF0 control 0: Trigger disabled 00: Toggle 1: Trigger enabled 01: Set 10: Clear $UC1 \rightarrow$ $UC1 \rightarrow$ UC1 = UC1 = * This field is always 11: Don't care TB1CP1 TB1CP0 TB1RG1 TB1RG0 read as 11. * This field is always read as 11.

Timer flip-flop (TB1FF0) control Toggles TB1FF0. (software toggle) 01 Set TB1FF0 to 1. 10 Clears TB1FF0 to 0. Don't care (read as 11) 11 When UC1 reaches TB1RG0 value. Toggle-trigger disabled Toggle-trigger enabled When UC1 reaches TB1RG1 value Toggle-trigger disabled Toggle-trigger enabled When UC1 value is latched into TB1CP0 (see Note). Toggle-trigger disabled Toggle-trigger enabled When UC1 value is latched into TB1CP1 Toggle-trigger disabled Toggle-trigger enabled

Note: Capturing the counter value into TB1CP0 via a software capture also generates a toggle-trigger to TB1FF0.

Figure 12.12 TMRB1 Timer Flip-Flop Control Register

TB2FFCR

Note:

to TB2FF0.



TMRB2 Timer Flip-Flop Control Register 4 2 7 6 5 1 TB2E1T1 TB2E0T1 TB2FF0C1 TB2FF0C0 TB2C1T1 TB2C0T1 Name (0xFFFF_F193) Read/Write W* R/W W* Reset Value 0 0 0 0 Function Must be written as 11. TB2FF0 toggle-trigger TB2FF0 control 0: Trigger disabled 00: Toggle 01: Set 1: Trigger enabled 10: Clear $UC2 \rightarrow$ $UC2 \rightarrow$ UC2 = UC2 = * This field is always 11: Don't care TB2CP1 TB2CP0 TB2RG1 TB2RG0 read as 11. * This field is always read as 11. Timer flip-flop (TB2FF0) control Toggles TB2FF0. (software toggle) 01 Set TB2FF0 to 1. 10 Clears TB2FF0 to 0. Don't care (read as 11) 11 When UC2 reaches TB2RG0 value. Toggle-trigger disabled Toggle-trigger enabled When UC2 reaches TB2RG1 value. Toggle-trigger disabled Toggle-trigger enabled When UC2 value is latched into TB2CP0 (see Note). Toggle-trigger disabled Toggle-trigger enabled When UC2 value is latched into TB2CP1 Toggle-trigger disabled Toggle-trigger enabled

Figure 12.13 TMRB2 Timer Flip-Flop Control Register

Capturing the counter value into TB2CP0 via a software capture also generates a toggle-trigger



TMRB3 Timer Flip-Flop Control Register 4 2 7 6 5 1 TB3E1T1 TB3E0T1 TB3FF0C1 TB3FF0C0 TB3C1T1 TB3C0T1 TB3FFCR Name (0xFFFF_F1B3) Read/Write W* R/W Reset Value 0 0 0 0 Function Must be written as 11. TB3FF0 toggle-trigger TB3FF0 control 0: Trigger disabled 00: Toggle 01: Set 1: Trigger enabled 10: Clear $UC3 \rightarrow$ $UC3 \rightarrow$ UC3 = UC3 = * This field is always 11: Don't care TB3CP1 TB3CP0 TB3RG1 TB3RG0 read as 11. * This field is always read as 11. Timer flip-flop (TB3FF0) control Toggles TB3FF0. (software toggle) 01 Set TB3FF0 to 1. 10 Clears TB3FF0 to 0. Don't care (read as 11) 11 When UC3 reaches TB3RG0 value. Toggle-trigger disabled Toggle-trigger enabled When UC3 reaches TB3RG1 value. Toggle-trigger disabled Toggle-trigger enabled When UC3 value is latched into TB3CP0 (see Note). Toggle-trigger disabled Toggle-trigger enabled When UC3 value is latched into TB3CP1 Toggle-trigger disabled Toggle-trigger enabled Note: Capturing the counter value into TB3CP0 via a software capture also generates a toggle-trigger to TB3FF0.

Figure 12.14 TMRB3 Timer Flip-Flop Control Register



12.4 Operating Modes

12.4.1 16-Bit Interval Timer Mode

In the following example, the TMRB0 is used to accomplish periodic interrupt generation. The interval time is set in Timer Register 1 (TB0RG1), and the INTTB01 interrupt is enabled.

```
3
TB0RUN
                         Χ
                                            0
                                                       Stops the TMRB0.
IMC7LL
                     Х
                                                       Enables INTTB01, sets its priority level to 4 and disables
IMC7LH
                                            0
                                                       INTTB00.
                     Х
                         1
                             1
                                0
                                    1
TB0FFCR
                        0
                             0
                                0
                                                       Disables the timer flip-flop toggle-trigger.
             ← 1
                     1
TB0MOD
                        1
                             0
                                                       Selects a prescalar output clock as the timer clock source
                                                       and disables the capture function.
                            = 01, 10, 11)
                                                       Sets the interval time.
TB0RG1
                                                       (16 bits)
                        Х
                           X
                                                       Starts the TMRB0.
TB0RUN
                     0
```

12.4.2 16-Bit Event Counter Mode

- = No change

X = Don't care.

This mode is used to count events by interpreting the rising edges of the external counter clock (TB0IN0) as events.

The up-counter (UC0) counts up on each rising clock edge. The counter value is be latched into a capture register under software control. To determine the number of events (i.e., cycles) counted, the value in the capture register must be read.

```
3
                     6
                        5
                            4
TB0RUN
                        X
                                        X
                                            0
                                                      Stops the TMRB0.
P7CR
                                                      Configures the P74 pin for input mode.
P7FC
                            1
                        1
                                0
                                    0
                                        0
                                            0
IMC7LL
                 Χ
                    Χ
                            1
                                                      Enables INTTB01 (interrupt level = 4) and disables INTTB00.
IMC7LH
                     Х
                        1
                            1
                                0
TB0FFCR
                     1
                        0
                            0
                                0
                                        1
                                            1
                                                      Disables the timer flip-flop toggle-trigger.
                        1
                     0
                            0
                                0
                                            0
                                                      Selects the TB0IN0 input as the timer clock source.
TB0MOD
                 0
                                    1
                                        0
TB0RG1
                                                      Sets a count value (16 bits).
TB0RUN
                                                      Starts the TMRB0.
                    0
                        Χ
                           X
```

X = Don't care, -= No change

Note: Even when the timer is used for event counting, the prescaler must be programmed to run (i.e., the TB0RUN.TB0PRUN bit must be set to 1).



12.4.3 16-Bit Programmable Pulse Generation (PPG) Mode

The 16-bit PPG mode can be used to generate a square wave with any frequency and duty cycle. The pulse can be high-going and low-going, as determined by the initial setting of the timer flip-flop (TB0FF0).

A square wave is generated by toggling the timer flip-flop every time the up-counter UC0 reaches the values in each timer register (TB0RG0 and TB0RG1). The square-wave output is driven to the TB0OUT pin. In this mode, the following relationship must be satisfied:

(TB0RG0 value) < (TB0RG1 value)




Figure 12.15 PPG Output Waveform

Note: Stop the timer when changing the duty cycle in PPG mode. (Don't use the double-buffering function for this purpose.)

Figure 12.16 shows a functional diagram of 16-bit PPG mode.




Figure 12.16 Functional Diagram of 16-Bit PPG Mode

The following is an example of running the timer in 16-bit PPG mode.

		./	6	5	4	3	2	1	0	
TB0RUN	\leftarrow	0	0	X	X	-	0	Х	0	Disables the TB0RG0 double-buffering and stops the TMRB0.
TB0RG0	\leftarrow	*	*	*	*	*	*	*	*	Defines the duty cycle (16 bits).
TB0RG1	\leftarrow	*	*	*	*	*	*	*	*	Defines the cycle period (16 bits).
TB0FFCR	\leftarrow	Х	X	0	0	1	1	1	0	Toggles the TB0FF0 when a match is detected between UC0 and TB0RG0 and between UC0 and TB0RG1. Initially clears the TB0FF0 to 0.
TB0MOD	\leftarrow	0	0	1	0	0	1	*	*	Selects a prescaler output clock as the timer clock source
				(**	= (01,	10	, 1	1)	and disables the capture function.
P7CR	\leftarrow	_	1	-	-	_	-	-	-	Configures the P76 pin as TB1OUT.
P7FC	\leftarrow	_	1	_	_	_	_	-	-	Configures the F70 pin as 151001.
TB0RUN	\leftarrow	1	0	Х	Х	_	1	X	1	Starts the TMRB0.
X = Don't care, -= No change										



12.4.4 Timing and Measurement Functions Using the Capture Capability

The capture capability of the TMRBn provides versatile timing and measurement functions, including the following:

- One-shot pulse generation using an external trigger pulse
- Frequency measurement
- Pulse width measurement
- Time difference measurement

(1) One-Shot Pulse Generation Using an External Trigger Pulse

The TMRBn can be used to produce a one-time pulse as follows.

The 16-bit up-counter (UC0) is programmed to function as a free-running counter, clocked by one of the prescalar outputs. The TB0IN0 pin is used as an active-high external trigger pulse input for latching the counter value into Capture Register 0 (TB0CP0).

The TB0IN0 pin is shared with P74 and INT5. The Interrupt Controller (INTC) must be programmed to generate an INT5 interrupt upon detection of a rising edge on the TB0IN0/INT5 pin. A one-shot pulse has a delay and width controlled by the values stored in the timer registers (TB0RG0 and TB0RG1). Programming the TB0RG0 and TB0RG1 is the responsibility of the INT5 interrupt handler. The TB0RG0 is loaded with the sum of the TB0CP0 value (c) plus the pulse delay (d) – i.e., (c) + (d). The TB0RG1 is loaded with the sum of the TB0RG0 value plus the pulse width (p) – i.e., (c) + (d) + (p).

Next, the TB0E1T1 and TB0E0T1 bits in the Timer Flip-Flop Control register (TB0FFCR) are set to 11, so that the timer flip-flop (TB0FF0) will toggle when a match is detected between the UC0 and the TB0RG0 and between the UC0 and the TB0RG1. With the TB0FF0 toggled twice, a one-shot pulse is produced. Upon a match between the UC0 and the TB0RG1, the TMRB0 generates the INTTB01 interrupt, which must disable the toggle-trigger for the TB0FF0.

Figure 12.17 depicts one-shot pulse generation, with annotations showing (c), (d) and (p).




Figure 12.17 One-Shot Pulse Generation (with a Delay)



Example: Generating a one-shot pulse with a width of 2 ms and a delay of 3 ms on assertion of an external trigger pulse on the TB0IN0 pin


Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: ×1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

Settings in the main routine



Settings in INT5

Settings in INTTB01

X = Don't care, -= No change

If no delay is necessary, enable the TB0FF0 toggle-trigger for a capture of the UC0 value into the TB0CP0. Use the INT5 interrupt to load the TB0RG1 with a sum of the TB0CP0 value (c) plus the pulse width (p) and to enable the TB0FF0 toggle-trigger for a match between the UC0 and TB0RG1 values. A match generates the INTTB01 interrupt, which then is to disable the TB0FF0 toggle-trigger.




Figure 12.18 One-Shot Pulse Generation (without a Delay)

(2) Frequency Measurement

The capture function can be used to measure the frequency of an external clock. Frequency measurement requires a 16-bit TMRBn channel running in event counter mode and the 8-bit TMRA01. The timer flip-flop (TA1FF) in the TMRA01 is used to define the duration during which a measurement is taken.

Select the TB0IN0 pin as the clock source for the TMRB0. Set the TB0CPM[1:0] field in the TB0MOD to 11 to select the TA1FF output signal from the TMRA01 as a capture trigger input. This causes the TMRB0 to latch the 16-bit up-counter (UC0) value into Capture Register 0 (TB0CP0) on the low-to-high transition of the TA1FF and into Capture Register 1 (TB0CP1) on the next high-to-low transition of the TA1FF.

Either the INTTA0 or INTTA1 interrupt generated by the 8-bit timer can be used to make a frequency calculation.




Figure 12.19 Frequency Measurement

For example, if the TA1FF of the 8-bit timer is programmed to be at logic 1 for a period of 0.5 seconds and the difference between the values captured into the TB0CP0 and TB0CP1 is 100, then the TB0IN0 frequency is calculated as $100 \div 0.5 \text{ s} = 200 \text{ Hz}$.



(3) Pulse Width Measurement

The capture function can be used to measure the pulse width of an external clock. The external clock is applied to the TB0IN0 pin. The up-counter (UC0) is programmed to operate as a free-running counter, clocked by one of the prescalar outputs. The capture function is used to latch the UC0 value into Capture Register 0 (TB0CP0) at the clock rising edge and into Capture Register 1 (TB0CP1) at the next clock falling edge. The TB0IN0 input is shared with the INT5 input; the Interrupt Controller (INTC) is to be programmed to generate the INT5 interrupt at the falling edge of the TB0IN0 input.

Multplying the counter clock period by the difference between the values captured into the TB0CP0 and TB0CP1 gives the high pulse width of the TB0IN0 clock.

For example, if the prescalar output clock has a period of 0.5 μ s and the difference between the TB0CP0 and TB0CP1 is 100, the high pulse width is calculated as 0.5 μ s \times 100 = 50 μ s.




Figure 12.20 Pulse Width Measurement

The low pulse width can be measured by the second INT5 interrupt. This is accomplished by multiplying the counter clock period by the difference between the TB0CP0 value at the first C2 and the TB0CP1 value at the second C1.



(4) Time Difference Measurement

The capture function can be used to measure the time difference between two event occurrences. The 16-bit up-counter (UC0) is programmed to operate as a free-running counter. The UC0 value is latched into Capture Register 0 (TB0CP0) on the rising edge of TB0IN0. The TB0IN0 pin is shared with INT5; the Interrupt Controller (INTC) is to be programmed to generate the INT5 interrupt at this time.

Then, the UCO value is latched into Capture Register 1 (TB0CP1) on the rising edge of TB0IN1. The TB0IN1 pin is shared with INT6; the INTC is to be programmed to generate the INT6 interrupt at this time.

The time difference between the two events that occurred on the TB0IN0 and TB0IN1 pins is calculated by multiplying the counter clock period by the difference between the TB0CP1 and TB0CP0 values.




Figure 12.21 Time Difference Measurement



13. Serial I/O (SIO)

The TMP1941AF serial I/O contains four channels named SIO0, SIO1, SIO3 and SIO4 (there is not SIO2). The SIO0 and SIO1 provide Universal Asynchronous Receiver/Transmitter (UART) mode and synchronous I/O Interface mode. The SIO2 and SIO3 provide only UART mode.

I/O Interface Mode

Mode 0: Transmits/receives a serial clock (SCLK) as well as data streams for a synchronous clock mode of operation.

UART mode

Mode 1: 7 data bits Mode 2: 8 data bits Mode 3: 9 data bits

In Mode 1 and Mode 2, each character can include a parity bit. In Mode 3, an SIO channel operates in a wakeup mode for multidrop applications in which a master station is connected to several slave stations through a serial link.

Figure 13.2 to Figure 13.5 are block diagrams of each SIO channel. The main components of an SIO channel are a clock prescalar, a serial clock generator, a receive buffer, a receive controller, a transmit buffer and a transmit controller.


Each SIO channel is independently programmable, and functionally equivalent with a few exceptions listed below. In the following sections, any references to the SIO0 also apply to the other channels.

SIO₀ SIO1 SIO3 SIO4 Pins Used TXD0 (P90) TXD1 (P93) TXD3 (P70) TXD4 (P72) RXD0 (P91) RXD3 (P71) RXD4 (P73) RXD1 (P94) CTS0 /SCLK0 (P92) CTS1/SCLK1 (P95) Not available I/O Interface Mode Available Available Not available


Table 13.1 Differences Between the SIO Channels



• Mode 0 (I/O Interface Mode)




• Mode 1 (7-Bit UART Mode)



• Mode 2 (8-Bit UART Mode)



• Mode 3 (9-Bit UART Mode)



Bit 8: Address/data bit flag

- 1: Address character (select code)
- 0: Data character

Figure 13.1 Data Formats



13.1 Block Diagrams




Figure 13.2 SIO0 Block Diagram




Figure 13.3 SIO1 Block Diagram






Figure 13.4 SIO3 Block Diagram




Figure 13.5 SIO4 Block Diagram



13.2 SIO Components

13.2.1 Prescaler

The SIO0 has a 6-bit prescalar that slows the rate of a clocking source to the serial clock generator. The prescalar clock source (ϕ T0) can be selected from fperiph, fperiph/2 and fperiph/4 by programming the PRCK[1:0] field of the SYSCR0 located within the CG. fperiph can be selected from fgear (geared clock) and fc (non-geared clock) by programming the FPSEL bit of the SYSCR1 located within the CG.

The serial clock is selectable from several clocks; the prescalar is only enabled when the baud rate generator output clock is selected as a serial clock. Table 13.2 shows prescalar output clock resolutions (@fc = 32 MHz).

Table 13.2 Prescaler Output Clock Resolutions

@ fc = 40 MHz

Peripheral	Clock Gear	Prescaler Clock		Prescaler Output Clock Resolution					
Clock Select SYSCR1. FPSEL	Value SYSCR1. GEAR[1:0]	Source SYSCR0.PRCK[1:0]	φТО	фТ2	фТ8	φТ32			
		00 (fperiph/4)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
	00 (fc)	01 (fperiph/2)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
		10 (fperiph)	_	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)			
	01 (fc/2)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
O (facer)		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
0 (fgear)		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6μs)			
	10 (fc/4)	01 (fperiph/2)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)			
		10 (fperiph)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8µs)	fc/2 ¹¹ (51.2μs)			
	11 (fc/8)	01 (fperiph/2)	_	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6μs)			
		10 (fperiph)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8μs)			
	00 (fc)	00 (fperiph/4)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
		01 (fperiph/2)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
		10 (fperiph)		fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
		00 (fperiph/4)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
	01 (fc/2)	01 (fperiph/2)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
4 (6-)		10 (fperiph)		_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
1 (fc)		00 (fperiph/4)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
	10 (fc/4)	01 (fperiph/2)	_	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
		10 (fperiph)	_	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)			
		00 (fperiph/4)	_	_	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)			
	11 (fc/8)	01 (fperiph/2)	_	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)			
		10 (fperiph)	_	_	_	fc/2 ⁶ (1.6 μs)			

Note 1: The prescaler's output clock ϕ Tn must be selected so that the relationship ϕ Tn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."

Prescalar output taps can be divide-by-1 (ϕ T0), divide-by-4 (ϕ T2), divide-by-16 (ϕ T8) and divide-by-64 (ϕ T32).



13.2.2 Baud Rate Generator

(1) Baud Rate Generator Configuration

The frequency used to transimit and receive data through the SIO0 is derived from the baud rate generator. The clock source for the baud rate generator can be selected from the 6-bit prescalar outputs (ϕ T0, ϕ T2, ϕ T8, ϕ T32) through the programming of the BROCK[1:0] field in the BROCR.

The baud rate generator contains a clock divider that can divide the selected clock by 1, n + (m / 16), or 16 (where n is an integer between 2 and 15, and m is an integer between 0 and 15). The clock divisor is programmed into the BR0ADDE and BR0S[3:0] bits in the BR0CR and the BR0K[3:0] bits in the BR0ADD.

UART Mode

a. When BR0CR.BR0ADDE = 0

When the BR0CR.BR0ADDE bit is cleared, the BR0ADD.BR0K[3:0] field has no meaning or effect. In this case, the baud rate generator input clock is divided down by a value of N (1 to 16) programmed in the BR0CR.BR0S[3:0] field.

b. When BR0CR.BR0ADDE = 1

Setting the BR0CR.BR0ADDE bit enables the N+(16-K) / 16 clock division function. The baud rate generator input clock is divided down according to the value of N (2 to 15) programmed in the BR0CR.BR0S[3:0] field and the value of K (1 to 15) programmed in the BR0ADD.BR0K[3:0] field.

Note: Setting N to 0 or 16 disables the N + (16 - K) / 16 clock division function. When N = 0 or 16, the BR0CR.BR0ADDE bit must be cleared.

• I/O Interface Mode

I/O Interface mode can not utilize the N+(16-K) / 16 clock division function. The BR0CR.BR0ADDE must be cleared, so the baud rate generator input clock is divided down by a value of N (1 to 16) programmed in the BR0CR.BR0S[3:0] field.

(2) Baud Rate Calculations

UART Mode

Baud Rate =
$$\frac{\text{baud rate generator input clock}}{\text{baud rate generator divisor}} \div 16$$

When the clock input to the baud rate generator is 8-MHz ϕ T0, the maximum baud rate is 500 kbps (with no clock division by the baud rate generator).

The baud rate generator can by bypassed if the user wants to use the fsys/2 clock as a serial clock. In this case, the maximum baud rate is 1 Mbps @fsys = 32 MHz.

• I/O Interface Mode

Baud Rate =
$$\frac{\text{baud rate generator input clock}}{\text{baud rate generator divisor}} \div 2$$

When the clock input to the baud rate generator is 8-MHz ϕ T0, the maximum baud rate is 2 Mbps (with the clock divided by 2 by the baud rate generator).



(3) Calculation Examples

• Integral Clock Division (Divide-by-N)

fperiph = 24.576-MHz fc

 $\phi T0 = \text{fperiph/4}$

Baud rate generator input clock: \$\phi T2\$

Clock divisor N (BR0CR.BR0S[3:0]) = 10

BR0CR.BR0ADDE = 0

Clocking conditions

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

The baud rate is determined as follows:

Baud Rate =
$$\frac{\text{fc}/16}{10} \div 16$$

 $= 24.576 \times 10^6 \div 16 \div 10 \div 16 = 9600 \text{ (bps)}$

Note: Clearing the BR0CR.BR0ADDE bit to 0 disables the N + (16 - K) / 16 clock division function. At this time, the BR0ADD.BR0K[3:0] field is ignored.

• N + (16 – K) / 16 Clock Division (UART mode only)

fperiph = 19.2-MHz fc

 $\phi T0 = fperiph/4$

Baud rate generator input clock: $\phi T2$

N (BR0CR.BR0S[3:0]) = 7

K (BR0ADD.BR0K[3:0]) = 3

BR0CR.BR0ADDE = 1

Clocking conditions

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

The baud rate is determined as follows:

Baud Rate =
$$\frac{\text{fc/16}}{7 + \frac{(16-3)}{16}} \div 16$$

=
$$19.2 \times 10^6 \div 16 \div (7 + \frac{13}{16}) \div 16 = 9600 \text{ (bps)}$$

Table 13.3 and Table 13.4 show the UART baud rates obtained with various combinations of clock inputs and clock divisor values.

(4) Using an External Clock as a Serial Clock

The SIO0 and SIO1 can use an external clock as a serial clock, bypassing the baud rate generator. When an external clock is used, the baud rate is determined as shown below.

• UART Mode

Baud Rate = external clock input ÷ 16

The external clock period must be greater than or equal to 4/fsys. Therefore, when fsys = 40 MHz, the maximum baud rate is 625 kbps ($40 \div 4 \div 16$).



Unit: kbps

• I/O Interface Mode

Baud Rate = external clock input clock

The external clock period must be greater than 16/fsys. Therefore, when fsys = 40 MHz, the maximum baud rate is 2.5 Mbps ($40 \div 16$). For the timing parameters, refer to Section 18.6, *Serial Channel Timing*.

Table 13.3 UART Baud Rate Selection

When the baud rate generator is used and BR0CR.BR0ADDE = 0

	Divisor N	Baud Rate Generator Input Clock φT0 φT2 φT8 φT32 (fc/4) (fc/16) (fc/64) (fc/256) 307.200 76.800 19.200 4.800 153.600 38.400 9.600 2.400 76.800 19.200 4.800 1.200			
fc (MHz)	Divisor N (Programmed in BR0CR.BR0S[3:0])		1		
19.6608	1	307.200	76.800	19.200	4.800
	2	153.600	38.400	9.600	2.400
	4	76.800	19.200	4.800	1.200
	8	38.400	9.600	2.400	0.600
	0	19.200	4.800	1.200	0.300
24.576	5	76.800	19.200	4.800	1.200
	A	38.400	9.600	2.400	0.600
29.4912	1	460.800	115.200	28.800	7.200
	2	230.400	57.600	14.400	3.600
	3	153.600	38.400	9.600	2.400
	4	115.200	28.800	7.200	1.800
	6	76.800	19.200	4.800	1.200
	С	38.400	9.600	2.400	0.600

Note: This table assumes: fsys = fc, clock gear = fc/1, prescaler clock source = fperiph/4

Table 13.4 UART Baud Rate Selection

When the TMRA0 timer trigger output is used and the TMRA0 input clock is φT1 Unit: kbps

	Willow the Time	to unior unggor c	output is asea and	a the time to mp	at clock to \$1.1	отна къро			
TAODECO	fc (MHz)								
TA0REG0	29.4912	24.576	24	19.6608	16	12.288			
1H	230.4	192	187.5	153.6	125	96			
2H	115.2	96	93.75	76.8	62.5	48			
3H	76.8	64	62.5	51.2	41.67	32			
4H	57.6	48	46.88	38.4	31.25	24			
5H	46.08	38.4	37.5	30.72	25	19.2			
6H	38.4	32	31.25	25.6	20.83	16			
8H	28.8	24	23.44	19.2	15.63	12			
AH	23.04	19.2	18.75	15.36	12.5	9.6			
10H	14.4	12	11.72	9.6	7.81	6			
14H	11.52	9.6	9.38	7.68	6.25	4.8			

Note 1: I/O Interface mode can not utilize the trigger output signal from the 8-bit timer TMRA0 as a serial clock.

Note 2: This table assumes: fsys = fc, clock gear = fc/1, and prescaler clock source = fperiph/4

When the 8-bit timer TMRA0 is used to generate a serial clock, the baud rate is determined by the following equation:

Baud Rate =
$$\frac{\text{clock frequency selected by SYSCR0.PRCK[1:0]}}{\text{TA0REG} \times 2 \times 16}$$
When the TMRA0 clock source is ϕ T1.



13.2.3 Serial Clock Generator

This block generates a basic clock (SIOCLK) that controls the transimit and receive circuit.

I/O Interface Mode

When the SCLK0 pin is configured as an output by clearing the SC0CR.IOC bit to 0, the output clock from the baud rate generator is divided by two to generate the SIOCLK clock. When the SCLK0 pin is configured as an input by setting the SC0CR.IOC bit to 1, the external SCLK0 clock is used as the SIOCLK clock; the SC0CR.SCLKS bit determines the active clock edge.

UART Mode

The SIOCLK clock is selected from a clock produced by the baud rate generator, the system clock (fsys/2), the trigger output signal from the 8-bit timer TMRA0, and the external SCLK0 clock, according to the setting of the SC0MOD0.SC[1:0] field.

13.2.4 Receive Counter

The receive counter is a 4-bit binary up-counter used in UART mode. This counter is clocked by SIOCLK. The receiver utilizes 16 clocks for each received bit, and oversamples each bit three times around their center (with 7th to 9th clocks). The value of a bit is determined by voting logic which takes the value of the majority of three samples. For example, if the three samples of a bit are 1, 0 and 1, then that bit is interpreted as a 1; if the three samples of a bit are 0, 0 and 1, then that bit is interpreted as a 0.

13.2.5 Receive Controller

I/O Interface Mode

If the SCLK0 pin is configured as an output by clearing the SC0CR.IOC bit to 0, the receive controller samples the RXD0 input at the rising edge of the shift clock driven out from the SCLK0 pin. If the SCLK0 pin is configured as an input by setting the SC0CR.IOC bit to 1, the receive controller samples the RXD0 input at either the rising or falling edge of the SCLK0 clock, as programmed in the SC0CR.SCLKS bit.

UART Mode

The receive controller contains the start bit detection logic. Once a valid start bit is detected, the receive controller begins sampling the incoming data streams. The start bit, each data bit and the stop bit are sampled three times for 2-of-3 majority voting.

13.2.6 Receive Buffer

The receive buffer is double-buffered to prevent overrun errors. Received data is serially shifted bit by bit into Receive Buffer 1. When a whole character (i.e., 7 or 8 bits, as programmed) is loaded into Receive Buffer 1, it is transferred to Receive Buffer 2 (SC0BUF), and a receive-done interrupt (INTRX0) is generated.

• I/O Interface Mode

The double-buffer structure can be used in full-duplex mode, but not in half-duplex mode. For details, refer to Section 13.4.

UART Mode

The CPU reads a character from Receive Buffer 2 (SC0BUF). Receive Buffer 1 can accept a new character through the RXD0 pin before the CPU picks up the previous character in Receive Buffer 2. However, the CPU must read Receive Buffer 2 before Receive Buffer 1 is filled with a new character. Otherwise, an overrun error occurs, causing the character previouly in Receive Buffer 1 to be lost. Even in that case, the contents of Receive Buffer 2 and the SC0CR.RB8 bit are preserved.



The SCOCR.RB8 bit holds the parity bit for an 8-bit UART character and the most-significant bit (i.e., address/data flag) bit for a 9-bit UART character.

In 9-bit UART mode, the receiver wake-up feature allows the slave station in a multidrop system to wake up whenever an address character is received. Setting the SC0MOD0.WU bit enables the wake-up feature. When the SC0CR.RB8 bit has received an address/data flag bit set to 1, the receiver generates the INTRX0 interrupt.

13.2.7 Transmit Counter

The transmit counter is a 4-bit binary up-counter used in UART mode. Like the receive counter, the transmit counter is also clocked by SIOCLK. The transmitter generates a transimit clock (TXDCLK) pulse every 16 SIOCLK pulses.




Figure 13.6 Transimit Clock Generation

13.2.8 Transmit Controller

• I/O Interface Mode

If the SCLK0 pin is configured as an output by clearing the SC0CR.IOC bit to 0, the transimit controller shifts out each bit in the transmit buffer to the TXD0 pin at the rising edge of the shift clock driven out on the SCLK0 pin. If the SCLK0 pin is configured as an input by setting the SC0CR.IOC bit to 1, the transmit controller shifts out each bit in the transmit buffer to the TXD0 pin at either the rising or falling edge of the SCLK0 input, as programmed in the SC0CR.SCLKS bit.

UART Mode

Once the CPU loads a character into the transimit buffer, the transmit controller begins transmission at the next rising edge of TXDCLK, producing a transmit shift clock (TXDSFT).



Handshaking

The SIO0 and SIO1 have the clear-to-send (\overline{CTS}) pin. If the \overline{CTS} operation is enabled, the \overline{CTS} input must be low in order for the character to be transmitted. This feature can be used for flow control to prevent overrun in the receiver. The SC0MOD.CTSE bit enables and disables the \overline{CTS} operation.

If the $\overline{\text{CTS}}$ pin goes high in the middle of a transmission, the transmit controller stops transmission upon completion of the current character until $\overline{\text{CTS}}$ again goes low. If so enabled, the transmit controller generates the INTTX0 interrupt to notify the CPU that the transmit buffer is empty. After the CPU loads the next character into the transmit buffer, the transmit controller remains in idle state until it detects $\overline{\text{CTS}}$ going low.

Although the SIO0 and SIO1 do not have the \overline{RTS} pin, any general-purpose port pins can serve as the \overline{RTS} pin. The receiving device uses the \overline{RTS} output to control the \overline{CTS} input of the transmitting device. Once the receiving device has received a character, \overline{RTS} should be set to high in the receivedone interrupt handler to temporarily stop the transmitting device from sending the next character. This way, the user can easily implement a two-way handshake protocol.





Figure 13.7 Handshaking Signals



Note 1: When CTS goes high in the middle of transmission, the transmitter stops transmission after the current character has been sent.

Note 2: The transmitter starts tansmission at the first falling edge of the TXDCLK clock after the $\overline{\text{CTS}}$ signal goes low.

Figure 13.8 Clear-To-Send (CTS) Signal Timing



13.2.9 Transmit Buffer

Once the CPU loads a character into the transmit buffer (SC0BUF), it is shifted out on the TXD0 output, with the least-significant bit first, clocked by the transmit shift clock from the transmit controller. When the transmit buffer is empty and ready to be loaded with the next character, the INTTX0 interrupt is generated to the CPU. A character can not be written to the transmit buffer in the middle of a transmission.

13.2.10 Parity Controller

For transmit operations, setting the SC0CR.PE enables parity generation in 7- and 8-bit UART modes. The SC0CR.EVEN bit selects either even or odd parity.

If enabled, the parity controller automatically generates parity for the character in the transmit buffer (SC0BUF). In 7-bit UART mode, the TB7 bit in the SC0BUF holds the parity bit. In 8-bit UART mode, the TB8 bit in the SC0MOD holds the parity bit. The parity bit is set after the character has been transmitted. The SC0CR.PE and SC0CR.EVEN bits must be programmed prior to a write to the transmit buffer.

For receive operations, the parity controller automatically computes the expected parity when a character in Receive Buffer 1 is transferred to Receive Buffer 2 (SC0BUF). The received parity bit is compared to the SC0BUF.RB7 bit in 7-bit UART mode and to the SC0CR.RB8 bit in 8-bit UART mode. If a character is received with incorrect parity, the SC0CR.PERR bit is set.

13.2.11 Error Flags (UART mode only)

The SCOCR has the following error flag bits that indicate the status of the received character for improved data reception reliability.

Overrun error (OERR)

An overrun error is reported if all bits of a new character are received into Receive Buffer 1 when Receive Buffer 2 (SC0BUF) still contains a valid character.

• Parity error (PERR)

A parity error is reported when the parity bit attached to a character received on the RXD pin does not match the expected parity computed from the character transferred to Receive Buffer 2 (SC0BUF).

• Framing error (FERR)

A framing error is reported when a 0 is detected where a stop bit was expected. (The middle three of the 16 samples are used to determine the bit value.)

Note 1: Even if an error is present in a received character, the receive operation for the next character continues normally.

Note 2: Error flags are kept until read.



13.2.12 Signal Generation Timing

(1) UART Mode

Receive Operation

	9 Data Bits	8 Data Bits with Parity	8 Data Bits with No Parity 7 Data Bits with Parity 7 Data Bits with No Parity
Interrupt	Middle of the stop bit	Middle of the stop bit	Middle of the stop bit
Framing Error	Middle of the stop bit	Middle of the stop bit	Middle of the stop bit
Parity Error	_	Middle of the last bit (i.e., parity bit)	Middle of the last bit (i.e., parity bit)
Overrun Error	Middle of the last bit (i.e., bit 8)	Middle of the last bit (i.e., parity bit)	Middle of the stop bit

Transmit Operation

_	9 Data Bits	8 Data Bits with Parity	8 Data Bits with No Parity 7 Data Bits with Parity 7 Data Bits with No Parity
Interrupt	Immediately before the stop bit is shifted out	Immediately before the stop bit is shifted out	Immediately before the stop bit is shifted out

(2) I/O Interface Mode

Transmit	SCLK Output Mode	Immediately after the rising edge of the last SCLK pulse (See Figure 13.29)			
Interrupt SCLK Input Mode		nmediately after the rising or falling edge of the last SCLK pulse, s programmed (See Figure 13.30)			
Danaina Intarana	SCLK Output Mode	When a received character has been transferred to Receive Buffer 2 (SC0BUF) (i.e., immediately after the last SCLK pulse) (See Figure 13.31)			
Receive Interrupt	SCLK Input Mode	When a received character has been transferred to Receive Buffer 2 (SC0BUF) (i.e., immediately after the last SCLK pulse) (See Figure 13.32)			

Note 1: Don't modify any control register during transmit or receive operations.

Note 2: Don't disable receive operations by clearing the SC0MOD0.RXE bit while any character is being received.



13.3 Register Description

7 6 5 3 2 1 0 4 SC0MOD0 TB8 WU SM1 SC1 SC0 Name **CTSE RXE** SM₀ (0xFFFF_F202) Read/Write R/W Reset Value 0 0 0 0 0 0 0 0 Function Bit 8 of a Receive Wake-up Serial clock (for UART) Handshake Serial transfer mode transmitted control control function 00: I/O Interface mode 00: TA0TRG (timer) character 0: Disables 0: Disables 0: Disabled 01: 7-bit UART mode 01: Baud rate generator CTS receiver 1: Enabled 10: 8-bit UART mode 10: Internal fsys/2 clock operation 1: Enables 11: 9-bit UART mode 11: External clock 1: Enables receiver (SCLK0 input) CTS operation Wake-up function 9-Bit UART Mode Other Modes Interrupt on every received 0 character Don't care 1 Interrupt only when RB8 = 1

Note: In I/O Interface mode, a serial clock is selected by the SIO0 Control Register (SC0CR).

Handshake (TTS) control

Enable

1

Disable (Accepts data streams at all times)

Figure 13.9 SIO0 Mode Register 0 (SC0MOD0)



SC1MOD0 (0xFFFF_F20A)

	7	6	5	4	3	2	1	0	
Name	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0	
Read/Write		R/W							
Reset Value	0	0	0	0	0	0	0	0	
Function	transmitted	control 0: Disables CTS	0: Disables receiver 1: Enables receiver	function 0: Disabled 1: Enabled	Serial transf 00: I/O Inter 01: 7-bit UA 10: 8-bit UA 11: 9-bit UA	face mode RT mode RT mode RT mode	00: TA07 01: Baud 10: Interi 11: Exter	Serial clock (for UART) 00: TA0TRG (timer) 01: Baud rate generator 10: Internal fsys/2 clock 11: External clock (SCLK1 input)	
					9-	Bit UART Mo	ode	Other Modes	
				(Interrup charact	t on every re	eceived	Don't care	
				,	1 Interrup	t only when	RB8 = 1		
				→ Han	dshake (CT	S) control			
				((Accepts da	ta stream	s at all times)	
					1 Enable				

Note: In I/O Interface mode, a serial clock is selected by the SIO1 Control Register (SC1CR).

Figure 13.10 SIO1 Mode Register 0 (SC1MOD0)



SC3MOD0 (0xFFFF_F282)

	7	6	5	4	3	2	1	0
Name	TB8	_	RXE	WU	SM1	SM0	SC1	SC0
Read/Writ	е			R/	W			
Reset Val	ue 0	0	0	0	0	0	0	0
Function	transmitted	written as	control 0: Disables	function 0: Disabled 1: Enabled		ed RT mode RT mode	Serial clock 00: TA0TR0 01: Baud ra 10: Internal 11: Don't ca	G (timer) te generator fsys/2 clock

Wake-up function

 9-Bit UART Mode

Interrupt on every receive

	9-Bit UART Mode	Other Modes
0	Interrupt on every received character	Don't care
1	Interrupt only when RB8 = 1	

Figure 13.11 SIO3 Mode Register 0 (SC3MOD0)



SC4MOD0 (0xFFFF_F28A)

		7	6	5	4	3	2	1	0
Nam	ne	TB8	—	RXE	WU	SM1	SM0	SC1	SC0
Rea	d/Write	R/W							
Res	et Value	0	0	0	0	0	0	0	0
Fund	ction	transmitted	written as 0.	control 0: Disables	function 0: Disabled 1: Enabled		ed RT mode RT mode	Serial clock 00: TA0TR0 01: Baud rat 10: Internal 11: Don't ca	6 (timer) te generator fsys/2 clock

→ Wake-up function

9-Bit UART Mode

Other Modes

Interrupt on every received character

Don't care

Interrupt only when RB8 = 1

Figure 13.12 SIO4 Mode Register 0 (SC4MOD0)




7 6 5 4 3 2 1 0 RB8 **EVEN** PΕ **OERR PERR FERR SCLKS** IOC Name SC0CR (0xFFFF_F201) Read/Write R R/W R (Cleared when read) R/W Reset Value 0 0 0 0 0 0 **Function** Bit 8 of a Parity type Parity 0: SCLK0 0: Baud rate 1: Error has occurred. received generator 0: Odd 0: Disabled character 1: Even 1: SCLK0 1: Enabled Overrun 1: SCLK0 Parity Framing input Input clock in I/O Interface mode Baud rate generator SCLK0 input Active edge for the SCLK0 input Data is transmitted/received 0 on the SCLK0 rising edge. Data is transmitted/received on the SCLK0 falling edge. ➤ Framing error flag These bits are cleared → Parity error flag to 0 when read. → Overrun error flag ➤ Input clock in I/O Interface mode Odd parity Even parity

Note 1: All error flags are cleared to 0 when read.

Note 2: When SCLK0 is configured as an output, the SCLKS bit must be cleared (rising-edge triggered).

Figure 13.13 SIO0 Control Register (SC0CR)





Note 1: All error flags are cleared to 0 when read.

Note 2: When SCLK1 is configured as an output, the SCLKS bit must be cleared (rising-edge triggered).

Figure 13.14 SIO1 Control Register (SC1CR)






Figure 13.15 SIO3 Control Register (SC3CR)






Figure 13.16 SIO4 Control Register (SC4CR)



BR0CR (0xFFFF_F203)

		7	6	5	4	3	2	1	0
	Name	_	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
)	Read/Write	Write R/W							
	Reset Value	0	0	0	0	0	0	0	0
	Function	Must be written as 0.	(16–K)/16	00: φT0 01: φT2 10: φT8 11: φT32		Clock diviso	r value N		
			Cloc	k source for	, baud rate ge	nerator			
			00) Internal	clock				
			0′	1 Internal	clock				
			10) Internal	clock				
			11	1 Internal	clock				

BR0ADD (0xFFFF_F204)

		7	6	5	4	3	2	1	0
Na	ame		_	_	_	BR0K3	BR0K2	BR0K1	BR0K0
) Re	ead/Write	_	_	—	_		R/	W	
Re	eset Value	_	_	_	_	0	0	0	0
Fι	unction					Value of K in	n N+(16–K)/1	6	

Clock divisor value for baud rate generator ◀

	BR0CR.BR	0ADDE = 1	BR0CR.BR0ADDE = 0				
		BR0CR. BR0S[3:0]					
BR0ADD. BR0K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)				
	or	thru	thru				
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)				
	, ,	, ,	0000 (N = 16)				
0000	Don't use.	Don't use.	Divided by N				
0001(K = 1)	Don't use.	Divided by N					
thru		+					
1111(K = 15)		(16 – K) / 16					

- Note 1: The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
- Note 2: To use the N + (16 K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
- Note 3: The N + (16 K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.17 SIO0 Baud Rate Generator Control Registers (BR0CR and BR0ADD)



BR1CR (0xFFFF_F20B)

	7	6	5	4	3	2	1	0
Name	_	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
Read/Write				R/	W			
Reset Value	0	0	0	0	0	0	0	0
Function	written as 0.	(16–K)/16	00: φT0 01: φT2 10: φT8 11: φT32		Clock diviso	or value N		
		Cloc 00 0' 10	Internal Internal	baud rate ge clock φT0 clock φT2 clock φT8 clock φT32	nerator			

BR1ADD (0xFFFF_F20C)

	7	6	5	4	3	2	1	0
Name	_	_	_	_	BR1K3	BR1K2	BR1K1	BR1K0
Read/Write	_	_	_	_		R/	W	
Reset Value	_	_	_	_	0	0	0	0
Function					Value of K in	n N+(16–K)/1	6	

Clock divisor value for baud rate generator

	BR1CR.BR	1ADDE = 1	BR1CR.BR1ADDE = 0			
	BR1CR. BR1S[3:0]					
BR1ADD. BR1K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)			
1	or	thru	thru			
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)			
			0000 (N = 16)			
0000	Invalid	Invalid	Divided by N			
0001(K = 1)	Invalid	Divided by N				
thru		+				
1111(K = 15)		(16 – K) / 16				

- Note 1: The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
- Note 2: To use the N + (16 K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
- Note 3: The N + (16 K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.18 SIO1 Baud Rate Generator Control Registers (BR1CR and BR1ADD)



BR3CR (0xFFFF_F283)

	7	6	5	4	3	2	1	0
Name	_	BR3ADDE	BR3CK1	BR3CK0	BR3S3	BR3S2	BR3S1	BR3S0
Read/Write			R/W					
Reset Value	0	0	0	0	0	0	0	0
Function	written as 0.	(16–K)/16	00: φT0 01: φT2 10: φT8 11: φT32		Clock diviso	or value N		
		Cloc	k source for	/ baud rate ge	nerator			
		00) Internal	clock				
		0′	l Internal	clock øT2				
		10) Internal	clock				
		11	Internal	clock				

BR3ADD (0xFFFF_F284)

		7	6	5	4	3	2	1	0
	Name	_	_	_	_	BR3K3	BR3K2	BR3K1	BR3K0
)	Read/Write	_	_	_	_		R/	W	
	Reset Value	_	_	_	_	0	0	0	0
	Function					Value of K in	n N+(16–K)/1	6	

Clock divisor value for baud rate generator

	BR3CR.BR	3ADDE = 1	BR3CR.BR3ADDE = 0				
		BR3CR. BR3S[3:0]					
BR3ADD. BR3K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)				
1	or	thru	thru				
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)				
			0000 (N = 16)				
0000	Invalid	Invalid	Divided by N				
0001(K = 1)	Invalid	Divided by N					
thru		+					
1111(K = 15)		(16 – K) / 16					

- Note 1: The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
- Note 2: To use the N + (16 K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
- Note 3: The N + (16 K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.19 SIO3 Baud Rate Generator Control Registers (BR3CR and BR3ADD)



BR4CR (0xFFFF_F28B)

	7	6	5	4	3	2	1	0
Name	_	BR4ADDE	BR4CK1	BR4CK0	BR4S3	BR4S2	BR4S1	BR4S0
Read/Write				R/	W			
Reset Value	0	0	0	0	0	0	0	0
Function	written as 0.	(16–K)/16	00: φT0 01: φT2 10: φT8 11: φT32		Clock diviso	or value N		
		Cloc 00 0° 10	Internal Internal	baud rate ge clock φT0 clock φT2 clock φT8 clock φT32	nerator			

BR4ADD (0xFFFF_F28C)

		7	6	5	4	3	2	1	0
	Name		_	_	_	BR4K3	BR4K2	BR4K1	BR4K0
;)	Read/Write	_	_	_	_		R/	W	
	Reset Value	_	_	_	_	0	0	0	0
	Function					Value of K in	n N+(16–K)/1	6	

Clock divisor value for baud rate generator

	BR4CR.BR	4ADDE = 1	BR4CR.BR4ADDE = 0			
	BR4CR. BR4S[3:0]					
BR4ADD. BR4K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)			
1	or	thru	thru			
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)			
	, ,	, ,	0000 (N = 16)			
0000	Invalid	Invalid	Divided by N			
0001(K = 1)	Invalid	Divided by N				
thru		+				
1111(K = 15)		(16 – K) / 16				

- Note 1: The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
- Note 2: To use the N + (16 K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
- Note 3: The N + (16 K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.20 SIO4 Baud Rate Generator Control Registers (BR4CR and BR4ADD)




Figure 13.21 SIO0 Transmit/Receive Buffer Register (SC0BUF)

3 7 6 5 4 2 1 0 **I2S0** Name FDPX0 SC0MOD1 R/W R/W (0xFFFF_F205) Read/Write Reset Value 0 0 Function SIO Synchrooperation nous in IDLE 0: Halfmode duplex 0: Off 1: Full-1: On duplex

Figure 13.22 SIO0 Mode Register 1 (SC0MOD1)




Figure 13.23 SIO1 Transmit/Receive Buffer Register (SC1BUF)

7 6 5 4 3 2 1 0 Name **I2S0** FDPX0 SC1MOD1 (0xFFFF_F20D) Read/Write R/W R/W Reset Value SIO Synchrooperation nous in IDLE 0: Half-**Function** mode duplex 0: Off 1: Full-1: On duplex

Figure 13.24 SIO1 Mode Register 1 (SC1MOD1)



	7	6	5	4	3	2	1	0	_
	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0	(For tranmit)
SC3BUF (0xFFFF_F280))								
` _	7	6	5	4	3	2	1	0	_
	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	(For receive)

Figure 13.25 SIO3 Transmit/Receive Buffer Register (SC3BUF)

		7	6	5	4	3	2	1	0
SC3MOD1	Name	I2S0	—	—	_	_	—	_	_
(0xFFFF_F285)	Read/Write	R/W	—	—	_	_	_	_	_
	Reset Value	0	_	_	_		_	_	_
	Function	SIO operation in IDLE mode 0: Off 1: On							

Figure 13.26 SIO3 Mode Register 1 (SC3MOD1)




Figure 13.27 SIO4 Transmit/Receive Buffer Register (SC4BUF)

		7	6	5	4	3	2	1	0
SC4MOD1	Name	12S0	_	_	_			_	_
(0xFFFF_F28D)	Read/Write	R/W	_	—	_		_	_	_
	Reset Value	0	—	—	—	_	_	_	_
	Function	SIO operation in IDLE mode 0: Off 1: On							

Figure 13.28 SIO4 Mode Register 1 (SC4MOD1)



13.4 Operating Modes

13.4.1 Mode 0 (I/O Interface Mode)

Mode 0 utilizes a synchronization clock (SCLK), which can be configured for either output mode in which the SCLK clock is driven out from the TMP1941AF or input mode in which the SCLK clock is supplied externally.

(1) Transmit Operations

In SCLK Output mode, each time the CPU writes a character to the transmit buffer, the eight bits of the character is shifted out on the TXD0 pin, and the synchronization clock is driven out from the SCLK0 pin. When all the bits have been shifted out, the transmit-done interrupt (INTTX0) is generated.




Figure 13.29 Transmit Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK0 Input mode, the CPU must write a character to the transmit buffer before the SCLK0 input is activated. The eight bits of a character in the transmit buffer are shifted out on the TXD0 pin, synchronous to the programmed edge of the SCLK0 input. When all the bits have been shifted out, the transmit-done interrupt (INTTX0) is generated. The CPU must load the next character into the transmit buffer by point A.




Figure 13.30 Transmit Operation in I/O Interface Mode (SCLK0 Input Mode)



(2) Receive Operations

In SCLK Output mode, each time the CPU picks up the character in Receive Buffer 2, the synchronization clock is driven out from the SCLK0 pin to shift the next character into Receive Buffer 1. When a whole 8-bit character has been loaded into Receive Buffer 1, it is transferred to Receive Buffer 2, and the receive-done interrupt (INTRX0) is generated.

The SCLK output is initiated by setting the SC0MOD0.RXE bit to 1.




Figure 13.31 Receive Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input mode, the CPU must pick up the character in the Receive Buffer 2 before the SCLK0 input is activated to shift the next character into Receive Buffer 1. When a whole 8-bit character has been loaded into Receive Buffer 1, it is transferred to Receive Buffer 2, and the receive-done interrupt (INTRX0) is generated.

The CPU must read the character in Receive Buffer 2 by point A. Until that is done, the receiver is not ready to accept the next character. In case the CPU reads the character in Receiver Buffer 2 after point A, reception of the next character begins at that point, causing the received data to be corrupted. For system applications in which the CPU might not be able to keep pace with incoming data streams, handshaking is required.




Figure 13.32 Receive Operation in I/O Interface Mode (SCLK0 Input Mode)

Note: Regardless of whether SCLK is in input mode or output mode, the receiver must be enabled by setting the SC0MOD.RXE bit to 1 in order to perform receive operations.



(3) Full-Duplex Transmit/Receive Operations

Setting the SC0MOD1.FDPX0 bit enables full-duplex communication. In this mode of operation, the double-buffering is enabled. When Receive Buffer 1 is filled with an 8-bit character, it is transferred to Receive Buffer 2 (SC0BUF), and the receive-done interrupt (INTRX0) is generated. While an 8-bit character is being received, an 8-bit character can be transmitted from the TXD0 pin simultaneously. When a whole 8-bit character has been shifted out, the transmit-done interrupt (INTTX0) is generated.

In SCLK Output mode, loading the transimit buffer with a character restarts the transmit/receive operation. The CPU must pick up the received character before the next character fills Receive Buffer 1. Otherwise, the latter character is discarded. (The previous character is preserved. Transmission proceeds with no error.)




Figure 13.33 Full-Duplex Transmit/Receive Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input Mode, the CPU must write a character to be transmitted into the transmit buffer by point A. No transimi/receive operation occurs until the transmit buffer is filled. In case the transmit buffer is loaded after point A, the transmit/receive operation begins at that point, causing the transmit/receive data to be corrupted. For system applications in which transmit underrun conditions could occur, handshaking is required.





Figure 13.34 Full-Duplex Transmit/Receive Operation in I/O Interface Mode (SCLK0 Input Mode)

Restrictions on SCLK Configured as an Input

In I/O Interface mode, the CPU may be unable to access the receive or transmit buffer fast enough to support back-to-back transfers. When SCLK is configured as an output, one or more wait cycles are automatically inserted to prolong the SCLK intervals. However, when SCLK is



configured as an input, the SCLK input must be delayed by external hardware so that the CPU can keep pace with the data rate. Generally, the wait period is a function of the fsys frequency and the data rate. The following figure gives some indication of the relationsip between SCLK and fsys frequencies for different wait periods. In reality, processing load during transfers also affect the maximum SCLK frequency.




Note: The above figure assumes that the DMAC is utilized for reads of the receive buffer and writes of the transmit buffer.

13.4.2 Mode 1 (7-Bit UART Mode)

Setting the SM[1:0] field in the SC0MOD0 to 01 puts the SIO0 in 7-bit UART mode. In this mode of operation, the parity bit can be added to the transmitted character, and the receiver can perform a parity check on incoming data. Parity can be enabled and disabled through the programming of the PE bit in the SC0CR. When PE = 1, the SC0CR.EVEN bit selects even or odd parity.

Example: Transmitting 7-bit UART characters with an even-parity bit



Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

Settings in the main routine

3 -		-		-							
_		7	6	5	4	3	2	1	0		
P9CR	\leftarrow	_	_	-	_	_	_	_	1	J	Ocaliana the BOO sie on TVDO
P9FC	\leftarrow	_	-	-	-	_	-	_	1	J	Configures the P90 pin as TXD0.
SC0MOD	\leftarrow	Х	0	_	X	0	1	0	1		Selects 7-bit UART mode.
SC0CR	\leftarrow	X	1	1	Х	Х	Х	0	0		Selects even parity.
BR0CR	\leftarrow	0	0	1	0	1	0	1	0		Sets the transfer rate to 2400 bps.
IMCCLH	\leftarrow	_	-	1	1	0	1	0	0		Enables the INTTX0 interrupt and sets its priority
											level to 4.
SC0BUF	\leftarrow	*	*	*	*	*	*	*	*		Loads the transmit buffer with a character.

Transmit-done interrupt routine

Interrupt processing End of interrupt processing


X = Don't care, -= No change



13.4.3 Mode 2 (8-Bit UART Mode)

Setting the SM[1:0] field in the SC0MOD0 to 10 puts the SIO0 in 8-bit UART mode. In this mode of operation, the parity bit can be added to the transmitted character, and the receiver can perform a parity check on incoming data. Parity can be enabled and disabled through the programming of the PE bit in the SC0CR. When PE = 1, the SCR0CR.EVEN bit selects even or odd parity.

Example: Transmitting 8-bit UART characters with an odd-parity bit



Clocking conditions:

System clock: High-speed (fc)

High-speed clock gear: \$1 (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)

Settings in the main routine

	7	6	5	4	3	2	1	0	
P9CR	← -	_	_	_	_	_	0	_	Configures P91 (RXD0) to be an input.
SC0MOD	← -	0	1	Х	1	0	0	1	Selects 8-bit UART mode and enables the receiver.
SC0CR	\leftarrow X	0	1	Х	X	X	0	0	Selects odd parity.
BR0CR	← 0	0	0	1	0	1	0	1	Sets the transfer rate to 9600 bps.
IMCCLL	← -	-	1	1	0	1	0	0	Enables the INTRX0 interrupt and sets its priority
									level to 4.

Example of interrupt routine processing

```
6
                                            Ω
                                        1
                                    O
                                        0
                                                       Clears the interrupt request.
INTCLR
                Х
                    Х
                        1
                            1
                                0
                                            0
                SC0CR AND 0x1C
Reg.
                                                       Checks for errors.
if Reg. ≠ 0 then Error
Reg.

← SC0BUF

End of interrupt processing
X = Don't care, -= No change
```


13.4.4 Mode 3 (9-Bit UART Mode)

Setting the SM[1:0] field in the SC0MOD0 to 11 puts the SIO0 in 9-bit UART mode. In this mode, a parity bit cannot be used; thus, parity should be disabled by clearing the SC0CR.PE bit to 0.

For transmit operations, the most-significant bit (9th bit) is stored in the TB8 bit in the SC0MOD0. For receive operations, the most-significant bit is stored in the RB8 bit in SC0CR. Reads and writes of the transmit/receive character must be done with the most-significant bit first, followed by the SC0BUF.

Wake-up Feature

In 9-bit UART mode, the receiver wake-up feature allows the slave station in a multidrop system to wake up whenever an address character is received. Setting the SC0MOD0.WU bit enables the wake-up feature. When the SC0CR.RB8 bit has received an address/data flag bit set to 1, the receiver generates the INTRX0 interrupt.



Note: The slave controller's TXD pin must be configured as an open-drain output by programming the ODE register.


Figure 13.35 Serial Link Using the Wake-Up Function

Protocol

- (1) Put all the master and slave controllers in 9-bit UART mode.
- (2) Enables the receiver in each slave controller by setting the SC0MOD0.WU bit to 1.
- (3) The master controller transmits an address character (i.e, select code) that identifies a slave controller. The address character has the most-significant bit (bit 8) set to 1.




- (4) Each slave controller compares the received address to its station address and clears the WU bit if they match.
- (5) The master controller transmits data characters or block of data to the selected slave controller (with SC0MOD0.WU bit cleared). Data characters have the most-significant bit (bit 8) cleared to 0.



(6) Slave controllers not addressed continue to monitor the data stream, but discard any characters with the most-significant bit (RB8) cleared, and thus does not generate receive-done interrupts (INTRX0). The addressed slave controller with its WU bit cleared can transmit data to the master controller to notify that it has successfully received the message.




Example: Connecting a master station with two slave stations through a serial link using the fsys/2 clock as a serial clock



• Master controller settings


Main routine



Interrupt routine (INTTX0)

• Slave controller settings

Main routine



_									
INTCLR	$\leftarrow \texttt{X}$	X	1	1	0	0	0	0	Clears the interrupt request.
Reg.	← sc	OBUF	r						
if Reg. =	Select	code							
Then									
SC0MOD0	\leftarrow -	_	_	0	_	_	_	_	Clears the WU bit to 0.



14. Serial Bus Interface (SBI)

The TMP1941AF contains a Serial Bus Interface (SBI) channel, which has the following two operating modes:

- I²C Bus mode (with multi-master capability)
- Clock-Synchronous 8-Bit SIO mode

In I²C Bus mode, the SBI is connected to external devices via two pins, PA6 (SDA) and PA7 (SCL). In Clock-Synchronous 8-Bit SIO mode, the SBI is connected to external devices via three pins, PA5 (SCK), PA6 (SO) and PA7 (SI).

The following table shows the programming required to put the SBI in each operating mode.

	ODE.ODEA7 thru ODE.ODEA6	PACR.PA7C thru PACR.PA5C	PAFC.PA7F thru PAFC.PA5F
I ² C Bus Mode	11	11X	110
Clock-Synchronous 8-Bit SIO Mode	XX	011 010	111

X = Don't care

Note: With the TMP1940FDBF with flash memory, the SBI is unusable when the DSU feature is enabled.

14.1 Block Diagram




Figure 14.1 SBI Block Diagram



14.2 Registers

A listing of the registers used to control the SBI follows:


- Serial Bus Interface Control Register 1 (SBI0CR1)
- Serial Bus Interface Control Register 2 (SBI0CR2)
- Serial Bus Interface Data Buffer Register (SBI0DBR)
- I²C Bus Address Register (I2C0AR)
- Serial Bus Interface Status Register (SBI0SR)
- Serial Bus Interface Baud Rate Register 0 (SBI0BR0)
- Serial Bus Interface Baud Rate Register 1 (SBI0BR1)

The functions of these registers vary, depending on the mode in which the SBI is operating. For a detailed description of the registers, refer to Section 14.5, I²C Bus Mode Configuration, and Section 14.8, Clock-Synchronous 8-Bit SIO Mode Operation.


14.3 I²C Bus Mode Data Formats

Figure 14.2 shows the serial bus interface data formats used in I²C Bus mode.

(a) Addressing format



(b) Addressing format (with repeated START condition)



(c) Free data format (master-transmitter to slave-receiver)



S = START condition $R/\overline{W} = Direction$ bit ACK = Acknowledge bit P = STOP condition

Figure 14.2 I²C-Bus Mode Data Formats



14.4 Description of the Registers Used in I²C Bus Mode

This section provides a summary of the registers which control I²C bus operation and provide I²C bus status information for bus access/monitoring.

Serial Bus Interface Control Register 1

SBI0CR1 (0x FFFF_F240)

		7	6	5	4	3	2	1	0
	Name	BC2	BC1	BC0	ACK	_	SCK2	SCK1	SCK0/ SWRMON
0)	Read/Write		W		R/W	_	V	V	R/W
	Reset Value	0	0	0	0	_	0	0	1
	Function	Number of t	oits per trans	fer (Note 1)	ACK clock pulse 0: No ACK		1	L output cloc oftware rese	
					1: ACK				

On writes: SCK[2:0] = Internal SCL output clock frequency 000 500 kHz 001 278 kHz Assumptions: n=5 010 147 kHz System clock: fc (= 40 MHz) n=6 Clock gear: fc/1 011 n=7 75.8 kHz 100 38.5 kHz ϕ T0 = fperiph/4 (= 10 MHz) n=8 101 n=9 19.4 kHz Frequency = 110 n=10 9.73 kHz 111 Reserved

→ On reads: SWRMON = Software reset monitor

0 Software reset operation is in progress.1 Software reset operation is not in progress.

→ Number of bits per transfer

ВС	ACK	C = 0	ACK	< = 1
[2:0]	# of clock cycles	Data length	# of clock cycles	Data length
000	8	8	9	8
001	1	1	2	1
010	2	2	3	2
011	3	3	4	3
100	4	4	5	4
101	5	5	6	5
110	6	6	7	6
111	7	7	8	7

Note 1: Clear the BC[2:0] field to 000 before switching the operating mode to Clock-Synchronous 8-Bit SIO mode.

Note 2: For details on the SCL bus clock frequency, refer to Section 14.5.3, Serial Clock.

Figure 14.3 I²C Bus Mode Registers (1)



Serial Bus Interface Control Register 2

SBI0CR2 (0xFFFF_F243)

		7	6	5	4	3	2	1	0		
	Name	MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0		
)	Read/Write		٧	٧		W (Note 1)			W (Note 1)		
	Reset Value	0	0	0	1	0	0	0	0		
	Function		receive	STOP generation 0: STOP condition	clear 0: Don't care	Operating m (Note 2) 00: Port mod 01: SIO mod 10: I ² C Bus 11: Reserve	de de mode	Software res A write of 10 by a write of) followed		

Operating mode (Note 2)

00	Port mode (serial bus interface output disabled)
01	Clock-Synchronous 8-Bit SIO mode
10	I ² C Bus mode
11	Reserved

Note 1: Reading this register causes it to function as a status register (SBI0SR). See the next page.

Note 2: Ensure that the bus is free before switching the operating mode to Port mode. Ensure that the port is at logic high before switching from Port mode to I²C Bus or SIO mode.

Figure 14.4 I²C Bus Mode Registers (2)

Table 14.1 Prescalar Output Clock (♦T0) Resolutions

@fc = 40 MHz

Peripheral Clock Select	Clock Gear Value	Prescalar Clock Select	Prescalar Output Clock Resolution
SYSCR1.FPSEL	SYSCR1.GEAR[1:0]	SYSCR0.PRCK[1:0]	φТО
		00 (fperiph/4)	fc/2² (0.1 μs)
	00 (fc)	01 (fperiph/2)	—
		10 (fperiph)	_
		00 (fperiph/4)	fc/2³ (0.2 μs)
	01 (fc/2)	01 (fperiph/2)	_
0 (fgear)		10 (fperiph)	_
0 (igear)		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)
	10 (fc/4)	01 (fperiph/2)	_
		10 (fperiph)	_
		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)
	11 (fc/8)	01 (fperiph/2)	_
		10 (fperiph)	_
		00 (fperiph/4)	fc/2² (0.2 μs)
	00 (fc)	01 (fperiph/2)	_
		10 (fperiph)	_
		00 (fperiph/4)	_
	01 (fc/2)	01 (fperiph/2)	_
1 (fa)		10 (fperiph)	_
1 (fc)		00 (fperiph/4)	_
	10 (fc/4)	01 (fperiph/2)	_
		10 (fperiph)	_
		00 (fperiph/4)	_
	11 (fc/8)	01 (fperiph/2)	
		10 (fperiph)	_

Note: The — character means "Don't use."

SBI0SR

(0xFFFF_F243)



Serial Bus Interface Status Register 7 1 0 PIN Name **MST** TRX BB ALAAS AD0 LRB Read/Write R Reset Value 0 0 0 1 0 0 0 I²C Bus INTS2 Master/ Transmit/ Arbitration Addressed Address 0 Last slave receive status interrupt lost as slave (general received 0: Slave 0: Receive 0: Free status 0: call) bit 0: — **Function** 0: Asserted 1: Detected 1: Detected 0: -0:0 1: Transmit 1: Busy 1: Master 1: Not 1: Detected 1: 1 asserted → Last received bit The last bit received was 0. The last bit received was 1. Addressed as slave The address on the bus matches the I2COAR or general-call address (slave receiver mode only)

Note: Writing to this register causes it to function as a control register (SBI0CR2). See the previous page.

→ Arbitration lost
0 —

Arbitration was lost to another master.

Figure 14.5 I²C Bus Mode Registers (3)



Serial Bus Interface Baud Rate Register 0

SBI0BR0 (0xFFFF_F244)

	7	6	5	4	3	2	1	0
Name	_	I2SBI0	—	—	—	—	—	_
Read/Write		R/W	—	—	_	_	_	W
Reset Value	_	0	_	_	_	_	_	_
Function		IDLE 0: Off 1: On						Must be written as 0.

→ SBI on/off in IDLE mode

0	Off
1	On

Serial Bus Interface Baud Rate Register 1

SBI0BR1 (0xFFFF_F245)

					,			
	7	6	5	4	3	2	1	0
Name	P4EN	_	_	_	_	_	_	_
Read/Write	R/W	_	_	_	—	—	—	_
Reset Value	0	_	_	_	—	—	—	_
Function	Internal clock 0: Off 1: On							

→ Controls the iternal baud rate generator

0	Off
1	On

Serial Bus Interface Data Buffer Register

SBI0DBR (0xFFFF_F241)

		7	6	5	4	3	2	1	0			
	Name	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
1)	Read/Write				R (receive) /	W (transmit)						
	Reset Value	Undefined										

Note: In transmitter mode, data must be written to this register, with bit 7 being the most-significant bit (MSB).

I²C Bus Address Register

I2C0AR (0xFFFF_F242)

		7	6	5	4	3	2	1	0
	Name	SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
)	Read/Write	Read/Write W							
	Reset Value	0	0	0	0	0	0	0	0
	When the SBI is addressed as a slave, this field specifies a 7-bit I ² C-bus address to which the SBI responds.								Address recognition mode

→ Address recognition mode

0	Recognizes the slave address.
1	Does not recognize the slave address.

Figure 14.6 I²C Bus Mode Registers (4)



14.5 I²C Bus Mode Configuration

14.5.1 Acknowledgment Mode

Setting the SBI0CR1.ACK bit selects Acknowledge mode. When operating as a master, the SBI generates a clock pulse for acknowledge automatically after each data. As a transmitter, the SBI releases the SDA line during this acknowledge cycle so that the receiver of the data transfer can drive the SDA line low to acknowledge receipt of the data. As a receiver, the SBI pulls the SDA line low during the acknowledge cycle after each data has been received.

Clearing the SBI0CR1.ACK bit selects Non-Acknowledge mode. When operating as a master, the SBI does not generate acknowledge clock pulses.

14.5.2 Number of Bits Per Transfer

The SBI0CR1.BC[2:0] field specifies the number of bits of the next data item to be transmitted or received. After a reset, this field is cleared to 000, causing a 7-bit slave address and the data direction (R/\overline{W}) bit to be transferred in a packet of eight bits. At other times, the SBI0CR1.BC[2:0] field keeps a previously programmed value.

14.5.3 Serial Clock

(1) I²C Bus Clock Source

The SBI0CR1.SCK[2:0] field controls the maximum frequency of the SCL clock driven out on the SCL pin in master mode, as illustrated below.




Figure 14.7 I²C Bus Clock Source



(2) Clock Synchronization

Clock synchronization is performed using the wired-AND connection of all I^2 C-bus components to the bus. If two or more masters try to transfer messages on the I^2 C bus, the first to pull its clock line low wins the arbitration, overriding other masters producing a high on their clock lines.

Clock signals of two or more devices on the I²C-bus are synchronized to ensure correct data transfers. Figure 14.8 shows a depiction of the clock synchronization mechanism for the I²C bus with two masters.




Figure 14.8 Clock Synchronization Example

At point a, Master A pulls its internal SCL level low, bringing the SCL bus line low. The high-to-low transition on the SCL bus line causes Master B to reset its high-level counter and pulls its internal SCL level low.

Master A completes its low period at point b. However, the low-to-high transition on its internal SCL level does not change the state of the SCL bus line if Master B's internal SCL level is still within its low period. Therefore, Master A enters a high wait state, where it does not start counting off its high period.

When Master B has counted off its low period at point c, its internal SCL level goes high, releasing the SCL bus line (high). There will then be no difference between the internal SCL levels and the state of the SCL bus line, and both Master A and Master B start counting off their high periods.

This way, a synchronized SCL clock is generated with its high period determined by the master with the shortest clock high period and its low period determined by the one with the longest clock low period.

14.5.4 Slave Addressing and Address Recognition Mode

When the SBI is configured to operate as a slave, the SA[6:0] field in the I2C0AR must be loaded with the 7-bit I²C-bus address to which the SBI is to respond. The ALS bit must be cleared for the SBI to recognize the incoming slave address.

14.5.5 Configuring the SBI as a Master or a Slave

Setting the SBI0CR2.MST bit configures the SBI as a master, and clearing it configures the SBI as a slave. This bit is cleared by hardware when a STOP condition has been detected and when arbitration for the I²C bus has been lost.



14.5.6 Configuring the SBI as a Transmitter or a Receiver

The SBI0CR2.TRX bit is set or cleared by hardware to configure the SBI as a transmitter or a receiver.

As a slave, the SBI is put in either slave-receiver or slave-transmitter mode, depending on the value of the data direction (R/\overline{W}) bit transmitted by the master. When the SBI is addressed as a slave, the TRX bit reflects the value of the R/\overline{W} bit. The TRX bit is set or cleared on the following occasions:

- when transferring data using addressing format
- when the received slave address matches the value in I2C0CR
- when a general-call address is received; i.e., the eight bits following the START condition are all zeros.

As a master, the SBI is put in either master-transmitter or a master-receiver mode upon reception of an acknowledge from an addressed slave. The TRX bit changes to the opposite value of the R/\overline{W} bit sent by the SBI. If the SBI does not receive an acknowledge from a slave, the TRX bit retains the previous value.

The TRX bit is cleared by hardware when a STOP condition has been detected and when arbitration for the I²C bus has been lost.

14.5.7 Generating START and STOP Conditions

When the SBI0SR.BB bit is cleared, the bus is free. At this time, writing 1s to the MST, TRX, BB and PIN bits in the SBI0CR2 causes the SBI to generate a START condition on the bus and shift out 8-bit I²C-bus data. Before generating a START condition, the ACK bit must be set to 1.




Figure 14.9 Generating a START Condition and a Slave Address

When the SBIOSR.BB bit is set, the bus is busy. When SBIOSR.BB=1, writing 1s to the MST, TRX and PIN bits and a 0 to the BB bit causes the SBI to start a sequence for generating a STOP condition on the bus to abort the transfer. The MST, TRX, BB and PIN bits should not be altered until a STOP condition appears on the bus.




Figure 14.10 Generating a STOP Condition

The BB bit can be read to determine if the I²C bus is in use. The BB bit is set when a START condition is detected and cleared when a STOP condition is detected.



14.5.8 Asserting and Deasserting Interrupt Requests

When an SBI interrupt (INTS2) is generated, the Pending Interrupt Not (PIN) bit in the SBIOCR2 is cleared to 0. While the PIN bit is 0, the SBI pulls the SCL line low.

After transmission or reception of one data word on the I²C bus, the PIN bit is automatically cleared. In transmitter mode, the PIN bit is subsequently set to 1 each time the SBI0DBR is written. In receiver mode, the PIN bit is set to 1 each time the SBI0DBR is read.

It takes a period of t_{LOW} for the SCL line to be released after the PIN bit is set.

In Address Recognition mode (ALS=0), the PIN bit is cleared when the SBI is addressed as a slave and the received slave address matches the value in the I2C0CR or is all 0s (i.e., a general call).

A write of 1 by software sets the PIN bit, but a write of 0 has no effect on this bit.

14.5.9 SBI Operating Modes

The SBIM[1:0] field in the SBI0CR2 is used to select an operating mode of the SBI. To configure the SBI for I^2 C Bus mode, set the SBIM[1:0] field to 10.

A switch to Port mode should only be attempted when the bus is free.

14.5.10 Lost-Arbitration Detection Monitor

The I²C bus is a multi-master bus and has an arbitration procedure to ensure correct data transfers.

A master may start a transfer only if the bus is free. A master that attempts to generate a START condition while the bus is busy loses bus arbitration, with no START condition occurring on the SDA and SCL lines.

The I²C-bus arbitration takes place on the SDA line.

Figure 14.11 shows the arbitration procedure for two masters. Up until point a, the internal data levels of Master A and Master B are the same. At point a Master B's internal data level makes a low-to-high transition while Master A's internal data level remains at logic low. However, the SDA bus line is held low because it is the wired-AND of the two data outputs. When the SCL bus clock goes high at point b, the addressed slave device reads the data transmitted by Master A (i.e., winning master). Master B loses arbitration and switches off its data output stage, releasing its SDA line (high), so that it does not affect the data transfer initiated by the winning master.

In case two competing masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.




Figure 14.11 Arbitration Procedure of Two Masters



A master compares its internal data level to the actual level on the SDA line at the rising edge of the SCL clock. The master loses arbitration if there is a difference between these two values. The losing master sets the AL bit in the SBIOSR to 1, which causes the MST and TRX bits in the same register to be cleared. That is, the losing master switches to slave-receiver mode.

The AL bit is subsequently cleared when data is written to or read from the SBI0DBR and when the SBI0CR2 is programmed with new parameters.




Figure 14.12 Master B Loses Arbitration (D7A – D7B, D6A – D6B)

14.5.11 Slave Address Match Monitor

When acting as a slave-receiver, the ALS bit in the I2C0CR determines whether the SBI recognizes the incoming slave address or not. In Address Recognition mode (i.e., ALS=0), the Addressed-As-Slave (AAS) bit in the SBI0SR is set when an incoming address over the I²C bus matches the value in the I2C0CR or when the general-call address has been received. When ALS=1, the AAS bit is set when the first data word has been received. The AAS bit is cleared each time the SBI0DBR is read or written.

14.5.12 General-Call Detection Monitor

When acting as a slave receiver, the AD0 bit in the SBI0SR is set when a general-call address has been received. The general-call address is detected when the eight bits following a START condition are all zeros. The AD0 bit is cleared when a START or STOP condition is detected on the bus.

14.5.13 Last Received Bit Monitor

The LRB bit in the SBIOSR holds the value of the last bit received over the SDA line at the rising edge of the SCL clock. In Acknowledge mode, reading this bit immediately after generation of the INTS2 interrupt returns the value of the ACK signal.



14.5.14 Software Reset

The SBI provides a software reset, which permits recovery from system lockups caused by external noise. A software reset is performed by a write of 10 followed by a write of 01 to the SWRST[1:0] field in the SBI0CR2. After a software reset, all control and status register bits are initialized to their reset values. Upon resetting the SBI, the SWRST[1:0] field is automatically cleared to 00.

Note: A software reset causes the SBI operating mode to switch from I²C Bus mode to Port mode. This does not affect the Port A Function register, however.

14.5.15 Serial Bus Interface Data Buffer Register (SBI0DBR)

The SBI0DBR is a data buffer interfacing to the I²C bus. All read and write operations to/from the I²C bus are done via this register.

When the SBI is acting as a master, loading this register with a slave address and a data direction bit causes a START condition to be generated.

14.5.16 I²C Bus Address Register (I2C0AR)

When the SBI is configured as a slave, the SA[6:0] field in the I2C0AR must be loaded with the 7-bit I^2 C-bus address to which the SBI is to respond.

If the ALS bit in the I2C0AR is cleared, the SBI recognizes a slave address transmitted by the master device, interpreting incoming frame structures as per addressing format. If the ALS bit is set, the SBI does not recognize a slave address and interprets all frame structures as per free data format.

14.5.17 Baud Rate Register 1 (SBI0DBR1)

Before the I²C bus can be used, the P4EN bit in the SBI0BR1 must be set to enable the SBI internal baud rate generation logic.

14.5.18 Baud Rate Register 0 (SBI0BR0)

The I2SBI0 bit in the SBI0BR0 determines whether the SBI is shut down or not when the TMP1941AF is put in IDLE standby mode. This register must be programmed before executing an instruction for entering a standby mode.



14.6 Programming Sequences in I²C Bus Mode

14.6.1 SBI Initialization

First, program the P4EN bit in the SBI0BR1, and the ACK and SCK[2:0] bits in the SBI0CR1. Set the SBI0BR1.P4EN bit to 1 to enable the internal baud rate generation logic. Write 0s to bits 7–5 and bit 3 in the SBI0CR1.

Next, program the I2C0AR. The SA[6:0] field in the I2C0AR defines the chip's slave address, and the ALS bit (bit 0) selects an address recognition mode. (The ALS bit must be cleared when using the addressing format.)

Next, program the SBI0CR2 to initially configure the SBI in slave-receiver mode; i.e., clear the MST, TRX and BB bits to 0, set the PIN bit to 1 and set the SBIM[1:0] field to 10. Write 00 to the SWRST[1:0] field.

14.6.2 Generating a START Condition and a Slave Address

(1) Master Mode

In master mode, the following steps are required to generate a START condition and a slave address on the I²C-bus.

First, ensure that the bus is free (i.e., SBIOCR2.BB = 0).

Next, set the ACK bit in the SBI0CR1 to enable generation of acknowledge clock pulses. Then, loads the SBI0DBR with a slave address and a data direction bit to be transmitted via the I²C bus.

When BB=0, writing 1s to the MST, TRX, BB and PIN bits in the SBI0CR2 causes a START condition to be generated on the bus. Following a START condition, the SBI generates SCL clock pulses nine times: the SBI shifts out the contents of the SBI0DBR with the first eight SCL clocks, and releases the SDA line during the last (i.e., ninth) SCL clock to receive an acknowledgement signal from the addressed slave.

The INTS2 interrupt request is generated on the falling edge of the ninth SCL clock pulse, and the PIN bit in the SBI0CR2 is cleared to 0. In master mode, the SBI holds the SCL line low while the PIN bit is 0. Upon interrupt, the TRX bit either remains set or is cleared according to the value of the transmitted direction bit, provided an acknowledgement signal has been returned from the slave.

Settings in main routine

```
7 6 5 4 3 2 1 0
Reg.
               ← SBI0SR
Reg.
               ← Reg. & 0x20
if Reg.
               \neq 0x00
                                                         Ensure that the bus is free.
Then
SBIOCR1 ← X X X 1 0 X X X
                                                         Select Acknowledgement mode.
\texttt{SBIODBR} \; \leftarrow \; \texttt{X} \;\; \texttt{X}
                                                         Load the slave address and a data direction bit.
SBI0CR2 \leftarrow 1 1 1 1 1 0 0 0
                                                          Generate a START condition.
INTS2 interrupt routine
                                                         Clear the interrupt request.
INTCLR \leftarrow 0x34
Interrupt processing
End of interrupt
```



(2) Slave Mode

In slave mode, the following steps are required to receive a START condition and a slave address via the I²C bus.

Upon detection of a START condition, the SBI clocks in a 7-bit slave address and a data direction bit transmitted by the master during the first eight SCL clock pulses. If the received slave address matches its own address in the I2C0AR or is equal to the general-call address (00H), the SBI pulls the SDA line low during the last (i.e., ninth) SCL clock for acknowledgement.

The INTS2 interrupt request is generated on the falling edge of the ninth SCL clock pulse, and the PIN bit in the SBI0CR2 is cleared to 0. In slave mode, the SBI holds the SCL line low while the PIN bit is 0.




Figure 14.13 Generation of a START Condition and a Slave Address

14.6.3 Transferring a Data Word

Each time a data word has been transmitted or received, the INTS2 interrupt is generated. It is the responsibility of the INTS2 interrupt service routine to test the MST bit in the SBIoCR to determine whether the SBI is in master or slave mode.

(1) Master Mode (SBI0CR2.MST = 1)

If the MST bit in the SBI0CR2 is set, then test the TRX bit in the same register to determine whether the SBI is in master-transmitter or master-receiver mode.

Master-Transmitter Mode (SBI0CR2.TRX = 1)

Test the LRB bit in the SBIOSR. If the LRB bit is set, that means the slave-receiver requires no further data to be sent from the master-transmitter. The master-transmitter must then generate a STOP condition as described later to stop transmission.

If the LRB bit is cleared, that means the slave-receiver requires further data. If the number of bits per transfer is 8, then write the transmit data into the SBI0DBR. When using other data length, program the BC[2:0] and ACK bits in the SBI0CR1, and then write the transmit data into the SBI0DBR. When the SBI0DBR is loaded, the PIN bit in the SBI0SR is set to 1, and the transmit data is shifted out from the SDA pin, clocked by the SCL clock. Once the transfer is complete, the INTS2 interrupt is generated, the PIN bit is cleared, and the SCL line is pulled low. To transmit further data, test the LRB bit again and repeat the above procedure.



INTS2 interrupt if MST = 0Then go to slave-mode processing if TRX = 0Then go to receiver-mode processing if LRB = 0Then go to processing for generating a STOP condition SBIODBR ← X X X X X X X X Set number of bits to be transmitted and specify whether ACK is required. SBI0DBR Load the transmit data. End of interrupt processing

X = Don't care




Figure 14.14 SBI0CR1.BC[2:0] = 000 and SBI0CR1.ACK = 1 (Master-Transmitter Mode)

Master-Receiver Mode (SBI0CR2.TRX = 0)

If the number of bits per transfer is 8, read the SBIODBR. When using other data length, program the BC[2:0] and ACK bits in the SBI0CR1, and then read the SBI0DBR. The first read of the SBIODBR is a dummy read because data has not yet been received. A dummy read returns an undefined value. Upon this read, the SCL line is released, the PIN bit in the SBIOSR is set, and the SCL clock is driven out to receive a data word into the SBIODBR. The master-transmitter generates an acknowledgement signal (i.e., a low level) on the SDA line following the last received bit.




Figure 14.15 SBI0CR1.BC[2:0] = 000 and SBI0CR1.ACK = 1 (Master-Receiver Mode)

To prepare to terminate the data transfer, the master-receiver must clear the ACK bit in the SBIOCR1 immediately before the read of the second to last data word. This causes an acknowledge clock pulse not to be generated on the last data word.

When the transfer is complete, the INTS2 interrupt is generated. After interrupt processing, the INTS2 interrupt handler must set the BC[2:0] field in the SBIOCR1 to 001 and read the SBIODBR,



so that a clock is generated on the SCL line once. With the ACK bit cleared, the master-receiver holds the SDA line high, which signals the end of transfer to the slave-transmitter.

Then, the SBI generates the INTS2 interrupt again, whereupon the INTS2 interrupt service routine must generate a STOP condition to stop communication via the I²C bus.




Figure 14.16 Terminating Data Transmission in Master-Receiver Mode

Example: When receiving N data words

INTS2 interrupt (after data transmission)

INTS2 interrupt (first to (N-2)th data reception)

INTS2 interrupt ((N-1)th data reception)

INTS2 interrupt (Nth data reception)

INTS2 interrupt (after completing data reception)



(2) Slave Mode (SBI0CR2.MST = 0)

If the MST bit in the SBIOCR2 is cleared, the SBI is in slave mode. In slave mode, the SBI generates the INTS2 interrupt on four occasions: 1) when the SBI has received any slave address; 2) when the SBI has received a general-call address; 3) when the received slave address matches its own address in the I2C0AR; and 4) when a data transfer has been completed in response to a general-call.

Also, if the SBI, as a master, loses arbitration for the I²C bus, it switches to slave mode. If arbitration is lost during a data transfer, SCL continues to be generated until the data word is complete; then the INTS2 interrupt is generated.

When the INTS2 interrupt occurs, the PIN bit in the SBI0SR is cleared, and the SCL line is pulled low. When the SBI0DBR is read or written or when the PIN bit is set back to 1, the SCL line is released after a period of t_{LOW}.

Processing to be done in slave mode varies, depending on whether or not the SBI has switched over to slave mode as a result of lost arbitration.

Test the AL, TRX, AAS and AD0 bits in the SBI0SR to determine the processing required, as summarized in Table 14.2.

Example: When the received slave address matches the SBI's own address and the data direction (R/\overline{W}) bit is 1

INTS2 interrupt

```
if TRX = 0
Then go to other processing if AL = 1
Then go to other processing if AAS = 0
Then go to other processing
SBIOCR1 \leftarrow X X X 1 0 X X X
SBIODBR \leftarrow X X X X 0 X X X
```

Set the number of bits to be transmitted.

Load the transmit data.

X = Don't care

TRX	AL	AAS	AD0	State	Processing
1	1	1	0	Arbitration was lost while the slave address was being transmitted, and the SBI received a slave address with the direction bit set transmitted by another master.	Set the SBI0CR1.BC[2:0] field to the number of bits in a data word and write the transmit data into the SBI0DBR.
	0	1	0	In slave-receiver mode, the SBI received a slave address with the direction bit set transmitted by the master.	
		0	0	In slave-transmitter mode, the SBI has completed a transmission of one data word.	Test the SBIOSR.LRB bit. If the LRB bit is set, that means the master-receiver does not require further data. Set the SBIOCR2.PIN bit to 1 and clear the TRX bit to 0 to release the bus. If the LRB bit is cleared, that means the master-receiver requires further data. Set the SBIOCR1.BC[2:0] field to the number of bits in the data word and write the transmit data to the SBIODBR.
0	1	1	1/0	Arbitration was lost while a slave address was being transmitted, and received either a slave address with the direction bit cleared or a general-call address transmitted by another master.	Read the SBI0DBR (a dummy read) to set the SBI0CR2.PIN bit to 1, or write a 1 to this bit.
		0	0	Arbitration was lost while a slave address or a data word was being transmitted, and the transfer terminated.	
	0	1	1/0	In slave-receiver mode, the SBI received either a slave address with the direction bit cleared or a general-call address transmitted by the master.	
		0	1/0	In slave-receiver mode, the SBI has completed a reception of a data word.	Set the SBI0CR1.BC[2:0] field to the number of bits in the data word and read the received data from the SBI0DBR.

14.6.4 Generating a STOP Condition

When the SBI0SR.BB bit is set, setting the MST, TRX and PIN bits in the SBI0CR2 to 1 and clearing the BB bit in the same register causes the SBI to start a sequence for generating a STOP condition on the I^2 C bus. Do not alter the contents of these bits until the STOP condition is present on the bus.

If another device is holding down the SCL bus line, the SBI waits until the SCL line is released (high) again; when SCL is high, the SBI drives the SDA pin high to generate a STOP condition.




Figure 14.17 Generating a STOP Condition




14.6.5 Repeated START Condition

A data transfer is always terminated by a STOP condition. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave or change the data direction without first generating a STOP condition. The following describes the steps required to generate a repeated START condition.

First, clear the MST, TRX and BB bits in the SBI0CR2 and set the PIN bit in the same register to release the bus. This causes the SDA pin to be held high and the SCL pin to be released. Because no STOP condition is generated on the bus, other devices think that the bus is busy.

Then, poll the SBIOSR.BB bit until it is cleared to ensure that the SCL pin is released. Next, poll the LRB bit until it is set to ensure that no other device is pulling the SCL bus line low. Once the bus is determined to be free this way, use the steps described in Section 14.6.2 to generate a START condition.

To satisfy the minimum setup time of the START condition, in Standard-mode, at least 4.7-µs wait period must be created by software after the bus becomes free.






Figure 14.18 Repeated START Condition



14.7 Description of Registers Used in Clock-Synchronous 8-Bit SIO Mode

This section provides a summary of the registers which control clock-synchronous 8-bit SIO operation and provides its status information for monitoring.

Serial Bus Interface Control Register 1

SBI0CR1 (0xFFFF_F240)

	7	6	5	4	3	2	1	0
Name	SIOS	SIOINH	SIOM1	SIOM0	_	SCK2	SCK1	SCK0
Read/Write		V	٧		_	٧	٧	R/W
Reset Value	0	0	0	0	_	0	0	1
Function	Start transfer 0: Stop 1: Start	Abort transfer 0: Continue 1: Abort	Transfer mo 00: Transmi 01: Reserve 10: Transmi mode 11: Receive	t mode d t/Receive		Serial clock reset monito	frequency / S	Software

On writes: SCK[2:0] = Serial clock frequency

000	n = 3	1.25 MHz	
001	n = 4	625 kHz	/ Assumptions:
010	n = 5	312.5 kHz	System clock: fc (= 40 MHz)
011	n = 6	156.3 kHz	Clock gear: fc/1
100	n = 7	78.13 kHz	φT0 = fperiph/4 (= 10 MHz)
101	n = 8	39.06 kHz	1 X
110	n = 9	19.53 kHz .	Frequency = $\frac{\phi T0}{2^n}$ (Hz)
111	_	External cloc	

Note: Clear the SIOS bit and set the SIOINH bit before programming the transfer mode and serial clock frequency bits.

Serial Bus Interface Data Buffer Register

SBI0DBR (0xFFFF_F241)

	7	6	5	4	3	2	1	0
Name	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Read/Write		R (receive)/ W (transmit)						
Reset Value				Unde	fined			

Figure 14.19 SIO Mode Registers (1)



Serial Bus Interface Control Register 2

SBI0CR2 (0xFFFF_F243)

	7	6	5	4	3	2	1	0
Name	_	_	_	—	SBIM1	SBIM0	—	_
Read/Write	_	_	_	—	٧	V	_	_
Reset Value		_		_	0	0		_
Function					SBI operatii 00: Port mo 01: Clock-S 8-Bit SI0 10: I ² C Bus 11: Reserve	de ynchronous O mode mode		

Serial Bus Interface Register

SBI0SR (0xFFFF_F243)

	7	6	5	4	3	2	1	0
Name	_	—	_	_	SIOF	SEF	_	_
Read/Write	_	_	_			٦	_	_
Reset Value	_	—	—	_	0	0	_	—
Function					Serial transfer status	Shift operation status		
					0: Terminat 1: In progre			

Serial Bus Interface Baud Rate Register 0

SBI0BR0 (0xFFFF_F244)

		7	6	5	4	3	2	1	0
	Name		I2SBI0	_	_	_	_	_	_
)	Read/Write		R/W	_	_		_	_	W
	Reset Value	_	0	_	_	_	_	_	
	Function		IDLE 0: Off 1: On						Must be written as 0.

Serial Bus Interface Baud Rate Register 1

SBI0BR1 (0xFFFF_F245)

	7	6	5	4	3	2	1	0
Name	P4EN	_	_	_	_	_	_	_
Read/Write	R/W	—	_	_	_	_	_	_
Reset Value	0	—	_	_	_	_	_	_
Function	Internal clock 0: Off 1: On							Must be written as 0.

Figure 14.20 SIO Mode Registers (2)



14.8 Clock-Synchronous 8-Bit SIO Mode Operation

14.8.1 Serial Clock

(1) Clock Source

The clock source for the SIO mode can be selected from internal and external clocks through the programming of the SCK[2:0] field in the SBIOCR1.

Internal clocks

One of the seven internal clocks can be used as a serial clock, which is driven onto the SCK pin. At the beginning of a transfer, the SCK clock will start out at logic high.

If software is slow and the reading of the received data or the writing of the transmit data can not keep up with the serial clock rate, the SBI automatically inserts a wait period, as shown below. During this period, the serial clock is temporarily stopped to suspend a shift operation.




Figure 14.21 Automatic Wait Insertion

• External clock (SBI0CR1.SCK[2:0] = 111)

If the SCK[2:0] field in the SBI0CR1 contains 111, the SBI uses an external clock supplied from the SCK pin as a serial clock. For proper shift operations, the clock high width and the clock low width must satisfy the following relationship.




Figure 14.22 Maximum External Clock Frequency



(2) Shift Edge Types

In transmit mode, leading-edge shift is used. In receive mode, trailing-edge shift is used.

• Leading-edge shift

Every bit of SIO data is shifted by the leading edge of the serial clock (falling edge of SCK).

• Trailing-edge shift

Every bit of SIO data is shifted by the trailing edge of the serial clock (rising edge of SCK).




Figure 14.23 Shift Edge Types



14.8.2 SIO Transfer Modes

The SBI supports three SIO transfer modes: receive mode, transmit mode and transmit/receive mode. The SIOM[1:0] field in the SBIOCR1 is used to select a transfer mode.

(1) 8-Bit Transmit Mode

Configure the SIO interface in transmit mode and write the transmit data into the SBIODBR. Then setting the SIOS bit in the SBIOCR1 initiates a transmission. The contents of the SBIODBR is moved to an internal shift register and then shifted out on the SO pin, with the least-significant bit (LSB) first, synchronous to the serial clock. Once the transmit data is transferred to the shift register, the SBIODBR becomes empty, and the buffer-empty interrupt (INTS2) is generated.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) until the INTS2 interrupt service routine provides the next transmit data to the SBI0DBR. Once the SBI0DBR is loaded, the SIO interface will automatically get out of the wait state.

In external clock mode, the INTS2 interrupt service routine must provide the next transmit data to the SBI0DBR before the previous transmit data has been shifted out. Therefore, the data rate is a function of the maximum latency between when the INTS2 interrupt is generated and when the SBI0DBR is loaded by the interrupt service routine.


At the beginning of a transmission, the value of the last bit of the previously transmitted byte appears on the SO pin between when the SBI0SR.SIOF bit is set and when SCK subsequently goes low.

Transmission can be terminated by the INTS2 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, the remaining bits in the SBI0DBR continue to be shifted out before transmission ends. In this case, software can check the SBI0SR.SIOF bit to determine whether transmission has come to an end (0 = end-of-transmission). If the SIOINH bit is set, the ongoing transmission is aborted immediately, and the SIOF bit is cleared at that point.

In external clock mode, the SIOS bit must be cleared before the SIO interface begins shifting out the next transmit data. Otherwise, the SIO will stop after sending out dummy data.

		7	6	5	4	3	2	1	0	
SBI0CR1	\leftarrow	0	1	0	0	0	Χ	Х	Х	Select transmit mode.
SBI0DBR	\leftarrow	Х	Х	Х	Х	Х	Х	Х	Х	Write the transmit data.
SBI0CR1	\leftarrow	1	0	0	0	0	Χ	Χ	Χ	Start transmission.
INTS2 interr	upt									
SBI0DBR	\leftarrow	Х	Х	Х	Х	Х	Х	Х	Х	Write the next transmit data





(a) Internal Clock Mode




Figure 14.24 Transmit Mode

Example: MIP16 code to terminate transmission by SIOS (external clock mode)

```
ADDIU r3, r0, 0x04
STEST1
                r2,(SBIOSR)
                                        ; If SBIOSR.SEF = 1 then loop
        : LB
          AND
                r2, r3
          BNEZ r2, STEST1
          ADDIU r3, r0, 0x20
STEST2
                r2, (PA)
                                        ; If SCK = 0 then loop
        : LB
                r2, r3
          AND
          BEQZ r2, STEST2
          ADDIU r3, r0, 0x00000111
                                        ; SIOS \leftarrow 0
          STB r3, (SBIOCR1)
```






Figure 14.25 Retention Time of the Last Transmitted Bit

(2) 8-Bit Receive Mode

Configure the SIO interface in receive mode. Then setting the SIOS bit in the SBI0CR1 enables reception. The receive data is clocked into the internal shift register via the SI pin, synchronous to the serial clock. Once the shift register is fully loaded, the received byte is transferred to the SBI0DBR, and the buffer-full interrupt (INTS2) is generated. The INTS2 interrupt service routine must then pick up the received data from the SBI0DBR.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) until the INTS2 interrupt service routine reads the data from the SBI0DBR.

In external clock mode, shift operations continue, synchronous to the external clock. In this mode, the maximum data rate is a function of the maximum latency between when the INTS2 interrupt is generated and when the SBIODBR is read by the interrupt service routine.

Reception can be terminated by the INTS2 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, reception continues until the shift register is fully loaded and transferred to the SBIODBR. In this case, software can check the SBIOSR.SIOF bit to determine whether reception has come to an end (0 = end-of-reception). If the SIOINH bit is set, the ongoing reception is aborted immediately, and the SIOF bit is cleared at that point. (The received data becomes invalid; there is no need to read it out.)

Note: The contents of the SBI0DBR is not preserved after changing the transfer mode. Before changing the transfer mode, clear the SIOS bit to complete the ongoing reception and have the INTS2 interrupt service routine pick up the last received data.




Figure 14.26 Receive Mode (Internal Clock Mode)

(3) 8-Bit Transmit/Receive Mode

Configure the SIO interface in transmit/receive mode and write the transmit data into the SBI0DBR. Then setting the SIOS bit in the SBI0CR1 initiates transmission and reception. The transmit data is shifted out through the SO pin, with the least-significant bit (LSB) first, with the falling edge of the serial clock, while at the same time the receive data is shifted in through the SI pin with the rising edge of the serial clock. Once the shift register is fully loaded with eight bits of the received data, it is transferred to the SBI0DBR, and the INTS2 interrupt is generated. The INTS2 interrupt service routine must then pick up the received data from the SBI0DBR and writes the next transmit data into the SBI0DBR. Because the SBI0DBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) after a read of the received data until a write of the transmit data.

In external clock mode, shift operations continue, synchronous to the external clock. Therefore, software must read the received data and write the transmit data before the next shift operation begins. In this mode, the maximum data rate is a function of the maximum latency between when the INTS2 interrupt is generated and when the interrupt service routine reads the received data and writes the transmit data.

At the beginning of a transmission, the value of the last bit of the previously transmitted byte appears on the SO pin between when the SBIOSR.SIOF bit is set and when SCK subsequently goes low.

Transmission/reception can be terminated by the INTS2 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, reception continues until the shift register is fully loaded and transferred to the SBIODBR. In this case, software can check the SBIOSR.SIOF bit to determine whether transmission/reception has come to an end (0 = end-of-reception/transmission). If the SIOINH bit is set, the ongoing transmission/reception is aborted immediately, and the SIOF bit is cleared at that point.

Note: The contents of the SBI0DBR is not preserved after changing the transfer mode. Before changing the transfer mode, clear the SIOS bit to complete the ongoing transmission/reception and have the INTS2 interrupt service routine pick up the last received data.




Figure 14.27 Receive/Transmit Mode (Internal Clock Mode)




Figure 14.28 Retention Time of the Transmit Data in Receive/Transmit Mode

	7 6 5 4 3 2 1 0	
SBI0CR1	$\leftarrow \ 0 \ 1 \ 1 \ 0 \ 0 \ X \ X \ X$	Select receive/transmit mode.
QDT (\nDD	\leftarrow X X X X X X X X	Write the transmit data
SPIONEK	\leftarrow \wedge \wedge \wedge \wedge \wedge \wedge \wedge	Write the transmit data.
SBI0CR1	\leftarrow 1 0 1 0 0 X X X	Start reception/transmission.
INTS2 interi	rupt	
	<u> </u>	
Reg.	← SBI0DBR	Dood the received data
iveg.	← 3010001X	Read the received data.
SBI0DBR	$\leftarrow \times \times \times \times \times \times \times \times$	Write the transmit data.



15. Analog-to-Digital Converter (ADC)

The TMP1941AF has a 8-channel, multiplexed-input, 10-bit successive-approximation analog-to-digital converter (ADC).

Figure 15.1 shows a block diagram of the ADC. The eight analog input channels (AN0–AN7) can be used as general-purpose digital inputs (Port 5) if not needed as analog channels.

Note: Ensure that the ADC has halted before executing an insturction to place the TMP1941AF in IDLE, SLEEP or STOP mode to reduce power supply current. Otherwise, the TMP1941AF might go into a standby mode while the internal analog comparator is still active. In SLOW mode, the ADC must be disabled.




Figure 15.1 ADC Block Diagram



15.1 Register Description

Note:

The ADC has two mode control registers (ADMOD0 and ADMOD1), four conversion result high/low register pairs (ADREG04H/L, ADREG15H/L, ADREG26H/L, ADREG37H/L) and a clock select register (ADCCLK). The conversion result registers contain the digital values of completed conversions. The clock select register selects an A/D conversion clock.

Figure 15.2 to Figure 15.6 show the registers available in the ADC.

A/D Mode Control Register 0 7 6 5 3 2 1 0 REPEAT **EOCF** ADBF ITM0 **SCAN** ADS Name ADMOD0 (0xFFFF_F310) Read/Write R/W Reset Value 0 0 0 End-of-A/D Must be Must be Interrupt Continuous Channel A/D conversion conversion written as 0. written as 0. See below. conversion scan mode conversion flag busy flag mode start 0: Fixed-0: Single channel 0: Don't care Function 0: Before or 0: Idle 1: Continuous 1: Channel 1: Start during 1: During scan conversion This bit is conversion 1: Completed always read as 0. Interrupt in fixed-channel continuous conversion mode Fixed-Channel Continuous Conversion Mode SCAN = 0, REPEAT = 1Generates INTAD interrupt when a single 0 conversion has been completed. Generates INTAD interrupt when a sequence of four conversions has been completed.

Figure 15.2 A/D Mode Control Register 0 (ADMOD0)

The EOCF bit is cleared when read.

A/D Mode Control Register 1

ADMOD1 (0xFFFF_F311)

		7	6	5	4	3	2	1	0
	Name	VREFON	I2AD	—	—	ADTRGE	ADCH2	ADCH1	ADCH0
1)	Read/Write	R/W	R/W	_	_		R/	W	
	Reset Value	0	0	_	_	0	0	0	0
	Function	VREF control 0: Off 1: On	ADC operation in IDLE mode 0: Off 1: On			External conversion trigger 0: Disable 1: Enable	Analog inpu	t channel se	lect

Analog Inpu	t Channel Select	
	SC	CAN
ADCH[2:0]	(0)	1
	Fixed-Channel Mode	Channel Scan Mode
000	AN0	AN0
001	AN1	AN0→AN1
010	AN2	AN0→AN1→AN2
011 (Note)	AN3	$AN0\rightarrow AN1\rightarrow AN2\rightarrow AN3$
100	AN4	AN4
101	AN5	AN4→AN5
110	AN6	AN4→AN5→AN6
111	AN7	AN4→AN5→AN6→AN7

A/D external conversion trigger (ADTRG input)
 Disable
 Enable

Note 1: Set the VREFON bit to 1 before setting the ADS bit in the ADMOD0 to start a conversion.

Note 2: The AN3 pin is shared with the ADTRG pin. Therefore, when the external conversion trigger input (ADTRG) is enabled (i.e., when ADMOD1.ADTRGE = 1), the ADCH[2:0] field must not be programmed to 011.

Figure 15.3 A/D Mode Control Register (ADMOD1)



A/D Conversion Result Low Register 0/4

ADREG04L (0xFFFF_F300)

I		7	6	5	4	3	2	1	0
	Name	ADR01	ADR00	_	_	_	—	_	ADR0RF
))	Read/Write	F	₹	—	—	—	—	<u> </u>	R
	Reset Value	Unde	fined	_	_	_	_	_	0
	Function	Lower 2 bits of an A/D conversion result						1	Conversion result store flag 1: Stored

A/D Conversion Result High Register 0/4

ADREG04H (0xFFFF_F301)

	7	6	5	4	3	2	1	0		
Name	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02		
Read/Write				F	₹					
Reset Value		Undefined								
Function			Upper 8	3 bits of an A	/D conversio	n result				

A/D Conversion Result Low Register 1/5


ADREG15L (0xFFFF_F302)

	7	6	5	4	3	2	1	0
Name	ADR11	ADR10	_	_	_	_	_	ADR1RF
Read/Write	F	₹	_	_	_	_	_	R
Reset Value	Unde	fined	_	_	_	<u> </u>	_	0
Function	Lower 2 bits of an A/D conversion result						:	Conversion result store flag 1: Stored

A/D Conversion Result High Register 1/5

ADREG15H (0xFFFF_F303)

	7	6	5	4	3	2	1	0		
Name	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12		
Read/Write				F	₹					
Reset Value		Undefined								
Function			Upper 8	3 bits of an A	/D conversio	n result				



Note 1: Bits 5-1 are always read as 1s.

Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the ADREGxH/L register pair. This bit is cleared when either the ADREGxH or the ADREGxL is read.

Figure 15.4 A/D Convesion Result High/Low Registers (1)



A/D Conversion Result Low Register 2/6

ADREG26L (0xFFFF_F304)

		7	6	5	4	3	2	1	0
	Name	ADR21	ADR20	_	_	—	—	—	ADR2RF
.)	Read/Write	F	₹	_	_	_	_	_	R
	Reset Value	Unde	fined			_	_	_	0
	Function	Lower 2 bits conversion						:	Conversion result store flag 1: Stored

A/D Conversion Result High Register 2/6

ADREG26H (0xFFFF_F305)

	7	6	5	4	3	2	1	0			
Name	ADR29	ADR29 ADR28 ADR27 ADR26 ADR25 ADR24 ADR23 ADR22									
Read/Write	lead/Write R										
Reset Value	Reset Value Und					ndefined					
Function			Upper 8	3 bits of an A	/D conversio	n result					

A/D Conversion Result Low Register 3/7


ADREG37L (0xFFFF_F306)

	7	6	5	4	3	2	1	0
Name	ADR31	ADR30	_	_	_	—	_	ADR3RF
) Read/Write	F	₹	_		_	_	<u> </u>	R
Reset Value	Unde	fined	_		_	<u> </u>	—	0
Function	Lower 2 bits conversion							Conversion result store flag 1: Stored

A/D Conversion Result High Register 3/7

ADREG37H (0xFFFF_F307)

	7	6	5	4	3	2	1	0			
Name	ADR39	ADR39 ADR38 ADR37 ADR36 ADR35 ADR34 ADR33 ADR32									
Read/Write	Read/Write R										
Reset Value Undefined											
Function			Upper	8 bits of A/D	conversion	result					



Note 1 Bits 5-1 are always read as 1s.

Note 2 Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the ADREGxH/L register pair. This bit is cleared when either the ADREGxH or the ADREGxL is read.

Figure 15.5 A/D Conversion Result High/Low Registers (2)



A/D Conversion Clock Select Register

ADCCLK (0xFFFF_EE04)

	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	—	ADCCK1	ADCCK0
Read/Write	_	—	—	—	—	—	R/W	R/W
Reset Value	_	_	_	_	_	_	0	0
Function							A/D convers (fadc) select 00: fsys/2 01: fsys/4 10: fsys/8 11: Reserve	t

Note 1: The ADC operates off the selected A/D conversion clock, which must be selected from Table 15.3, *Conversion Time*, to assure conversion accuracy.

Note 2: Programming the ADCCLK register should only be attempted when an A/D conversion is not in progress.

Figure 15.6 A/D Conversion Clock Select Register (ADCCLK)



15.2 Operation

15.2.1 Analog Reference Voltages

The VREFH and VREFL pins provide the reference voltages for the ADC. These pins estabilish the full-scale range for the internal resistor string, which divides the range into 1024 steps. The digital result of the conversion is derived by comparing the sampled analog input voltage to the resistor string voltages.

Clearing the VREFON bit in the ADMOD1 turns off the switch between VREFH and VREFL. Once the VREFON bit is cleared, the internal reference voltage requires a recovery time of 3 μ s to stabilize after the VREFON bit is again set to 1. This recovery time is independent of the system clock frequency. The ADS bit in the ADMOD0 must then be set to initiate an conversion.

15.2.2 Selecting an Analog Input Channel (s)

There are two basic conversion modes: fixed-channel mode and channel scan mode. The SCAN bit in the ADMOD0 affects the conversion channel(s) that will be selected as follows.

• Fixed-channel mode (ADMOD0.SCAN = 0)

When the SCAN bit in the ADMOD0 is cleared, the ADC runs conversions on a single input channel selected from AN0–AN7 via the ADCH[2:0] field in the ADMOD1.

• Channel scan mode (ADMOD0.SCAN = 1)

When the SCAN bit in the ADMOD0 is set, the ADC runs conversions on sequential channels in a specific group selected via the ADCH[2:0] field in the ADMOD1.

Refer to Table 15.1. After a reset, the ADMOD0.SCAN bit defaults to 0, and the ADMOD1.ADCH[2:0] field defaults to 000. Thus, the AN0 pin is selected as the conversion channel. The AN0–AN7 pins can be used as general-purpose input ports if not used as analog input channels.

ADMOD1.ADCH[2:0]	Fixed-Channel Mode ADMOD1.SCAN = 0	Channel Scan Mode ADMOD0.SCAN = 1
000	AN0	AN0
001	AN1	AN0→AN1
010	AN2	AN0→AN1→AN2
011	AN3	AN0→AN1→AN2→AN3
100	AN4	AN4
101	AN5	AN4→AN5
110	AN6	AN4→AN5→AN6
111	AN7	AN4→AN5→AN6→AN7

Table 15.1 Analog Input Channel Selection

15.2.3 Starting an A/D Conversion

The ADC initiates a conversion or a sequence of conversions when the ADS bit in the ADMOD0 is set, or when a falling edge is applied to the \overline{ADTRG} pin if the ADTRGE bit in the ADMOD1 is set. When a conversion starts, the Busy flag (ADMOD0.ADBF) is set.

Writing a 1 to the ADS bit causes the ADC to abort any ongoing conversion and start sampling the selected channel to begin a new conversion. The Conversion Result Store flag (ADREGxL.ADRxRF) indicates whether the result register contains a valid digital result at that point.

In external conversion trigger mode, a falling edge on the ADTRG pin is ignored while a conversion is in progress.



15.2.4 Conversion Modes and Conversion-Done Interrupts

The ADC supports the following four conversion modes:

- Fixed-channel single conversion mode
- Channel scan single conversion mode
- Fixed-channel continuous conversion mode
- Channel scan continuous conversion mode

The REPEAT and SCAN bits in the ADMOD1 select the conversion mode.

The ADC generates the INTAD interrupt and sets the EOCF bit in the ADMOD0 at the end of the conversion process.

• Fixed-Channel Single Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 00. In this mode, the ADC performs a single conversion on a single selected channel. When a conversion is completed, the ADC sets the ADMOD0.EOCF bit, clears the ADMOD0.ADBF bit and generates the INTAD interrupt.

• Channel Scan Single Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 01. In this mode, the ADC performs a single conversion on each of a selected group of channels. When a single conversion sequence is completed, the ADC sets the ADMOD0.EOCF bit, clears the ADMOD0.ADBF bit and generates the INTAD interrupt.

Fixed-Channel Continuous Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 10. In this mode, the ADC repeatedly converts a single selected channel. When a conversion process is completed, the ADC sets the ADMOD.EOCF bit. The ADMOD0.ADBF bit remains set.

The ITM0 bit in the ADMOD0 controls interrupt generation in this mode. If the ITM0 bit is cleared, the ADC generates an interrupt after each conversion. If the ITM0 bit is set, the ADC generates an interrupt after every four conversions.

Channel Scan Continuous Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 11. In this mode, the ADC repeatedly converts the selected group of channels. When a single conversion sequence is completed, the ADC sets the ADMOD0.EOCF bit and generates the INTAD interrupt. The ADMOD0.ADBF bit remains set.

In continuous conversion modes, clearing the ADMOD0.REPEAT bit stops the conversion sequence after the ongoing conversion process is completed.

If the I2AD bit in the ADMOD1 is cleared, putting the TMP1941AF in any standby mode (IDLE, SLEEP or STOP) causes the ADC to be immediately disabled, even if a conversion is in progress. Once the TMP1941AF exits the standby mode, the ADC restarts a conversion sequence when in a continuous conversion mode, but remains inactive when in a single conversion mode.

Table 15.2 summarizes interrupt request generation in each of the conversion modes.



Table 15.2 Interrupt Request Generation in Each AD Conversion Mode

Mode	Interrupt Request	ADMOD0			
Mode	Generation	ITM0	REPEAT	SCAN	
Fixed-Channel Single Conversion Mode	After a conversion	Х	0	0	
Channel Scan Single Conversion Mode	After a scan conversion sequence	Х	0	1	
Fixed-Channel Continuous	After each conversion 0		4	0	
Conversion Mode	After every four conversions	1		U	
Channel Scan Continuous Conversion Mode	After each scan conversion sequence	Х	1	1	

X = Don't care

15.2.5 Conversion Time

The conversion process requires 86 conversion clocks per channel. For example, this results in a conversion time of 8.6 μ s with 10-MHz fadc. The A/D conversion clock can be selected from fsys/2, fsys/4 and fsys/8 through the programming of the ADCCK[1:0] field in the ADCCLK register. To assure conversion accuracy, conversion time must be no shorter than 8.6 μ s.

Table 15.3 Conversion Time

Conversion Clock fsys	fsys/2	fsys/4	fsys/8
40 MHz	Don't use.	8.6 µs	17.2 μs
32 MHz	Don't use.	10.75 μs	21.5 μs
20 MHz	8.6 µs	17.2 μs	34.4 μs
16 MHz	10.75 μs	21.5 μs	43.0 μs
10 MHz	17.2 μs	34.4 μs	68.8 μs
8 MHz	21.5 μs	43.0 μs	86.0 μs

15.2.6 Storing and Reading the A/D Conversion Result

Conversion results are loaded into conversion result high/low register pairs (ADREG04H/L to ADREG37H/L). These registers are read-only.

In fixed-channel continuous conversion mode, conversion data goes into the ADREG04H/L to the ADREG37H/L sequentially. In other modes, channels AN0 and AN4 share the ADREG04H/L; channels AN1 and AN5 share the ADREG15H/L; channels AN2 and AN6 share the ADREG26H/L; and channels AN3 and AN7 share the ADREG37H/L.

Table 15.4 shows the relationships between the analog input channels and the A/D conversion result registers.



Table 15.4 Relationships Between Analog Input Channels and A/D Conversion Result Registers

	A/D Conversion	Result Register
Analog Input Channel (Port 5)	Fixed-Channel Continuous Conversion Mode (for each sequence of four conversions)	Other Modes
AN0		ADREG04H/L
AN1	ADREG04H/L ←	ADREG15H/L
AN2		ADREG26H/L
AN3	ADREG15H/L	ADREG37H/L
AN4	V ADREG26H/L	ADREG04H/L
AN5	ADINEG2017/E	ADREG15H/L
AN6	ADREG37H/L	ADREG26H/L
AN7		ADREG37H/L

Bit 0 (ADRxRF) in each ADREGxL register indicates whether the conversion result has been read. This bit is set when the conversion result is loaded into the ADREGxH/L pair, and cleared when either the ADREGxH or ADREGxL is read.

Reading the conversion result clears the End-of-Conversion flag (ADMOD0.EOCF).



15.3 Programming Examples

• Converting the analog input voltage on the AN3 pin to a digital value and storing the converted value in a memory location (0xFFFF_B800) using an A/D interrupt (INTAD) handler routine

Settings in the main routine

	7 6 5 4 3 2 1 0	
IMCEHH	- X X 0 1 0 1 0 0 Enables INTAD and sets its priori	ty level to 4.
ADMOD1	- 1 X X X 0 0 1 1 Selects AN3 as the analog input of	hannel.
ADMOD0	- X X 0 0 0 0 0 1 Starts conversion in fixed-channel	single conversion mode.

Interrupt routine processing example

r4	← ADREG37	Loads the conversion result into general-purpose register r4 from ADREG37L and ADREG37H.
r4	> > 6	Shifts the contents of r4 six bits to the right, padding 0s to the vacated MSB bits.
(FFFFB800H)	← r4	Stores the contents of r4 to address 0xFFFF_B800.

 Converting the analog input voltages on AN0–AN2 sequentially in channel scan continuous conversion mode

```
        IMCEHH
        ← X X 0 1 0 0 0 0
        Disables INTAD.

        ADMOD1
        ← 1 X X X 0 0 1 1
        Selects AN0–AN2 as analog input channels.

        ADMOD0
        ← X X 0 0 0 0 0 1
        Starts conversion in channel scan continuous conversion mode.
```

X = Don't care

Notes: The ADC supports both polled and interrupt-driven operation. The CPU can perform polling operation to detect completion of a conversion.

- Don't poll the ADRxRF bit in the ADREGxxL register.
- In single conversion modes, poll the ADBF bit in the ADMOD0.
- In any conversion modes, the EOCF bit in the ADMOD0 can be polled. After the EOCF bit is set, one or two fadc clocks are required as shown below before the ADREGxH/L can be read.

Conversion Mode	Time Required Before Reading the ADREGxx
Fixed-channel single conversion mode	1 fadc clock
Fixed-channel continuous conversion mode	1 fadc clock
Channel scan single scan conversion mode	2 fadc clocks
Channel scan continuous conversion mode	2 fadc clocks

fadc: A/D conversion clock selected by the ADCCLK register



16. Watchdog Timer (WDT)

The TMP1941AF contains a watchdog timer (WDT). The WDT is used to regain control of the system in the event of software or system lockups due to spurious noises, etc. When a watchdog timer time-out occurs, the WDT generates a nonmaskable interrupt to the CPU.

Also, the time-out event can be programmed for system reset generation, which is accomplished by routing the time-out signal to the internal reset pin.

16.1 Implementation

Figure 16.1 shows a block diagram of the WDT.




Figure 16.1 WDT Block Diagram

The WDT contains a 22-stage binary counter clocked by the fsys/2 clock. This binary counter provides 2¹⁵, 2¹⁷, 2¹⁹ or 2²¹ as a counter overflow signal, as programmed into the WDTP[1:0] field in the WDMOD. When a counter overflow occurs, the WDT generates a WDT interrupt, as shown below.





Figure 16.2 Default Operation

Also, the counter overflow can be programmed to cause a system reset as the time-out action. If so programmed, a counter overflow causes the WDT to assert the internal reset signal for a 22- to 29-state time. After a reset, the fsys clock is, by default, generated by dividing the high-speed oscillator clock (fc) by eight through the clock gear function; the WDT clock source (fsys/2) is derived from this fsys clock.



Note: The TMP1941AF continues sampling the PLLOFF pin during a reset operation caused by the WDT.

Therefore, the PLLOFF pin must be tied to either logic high or logic low.

Figure 16.3 Reset Operation



16.2 Register Description

The WDT is controlled by two registers called WDMOD and WDCR.

16.2.1 Watchdog Timer Mode Register (WDMOD)

• Time-out Period (WDMOD.WDTP[1:0])

This 2-bit field determines the duration of the WDT time-out interval. Upon reset, the WDTP[1:0] field defaults to 00. Figure 16.5 shows possible time-out periods.

• WDT Enable (WDMOD.WDTE)

Upon reset, the WDTE bit is set to 1, enabling the WDT. To disable the WDT, the clearing of the WDTE bit must be followed by a write of a special key code (B1H) to the WDCR register. This prevents a "lost" program from disabling the WDT operation. The WDT can be re-enabled only by setting the WDTE bit.

• System Reset (WDMOD.RESCR)

This bit is used to program the WDT to generate a system reset on a time-out. Upon reset, this bit is cleared; thus the time-out does not cause a system reset.

16.2.2 Watchdog Timer Control Register (WDCR)

This register is used to disable the WDT and to clear the WDT binary counter.

• Disabling the WDT

The WDT can be disabled by clearing the WDMOD.WDTE to 0 and then writing the special disable code (B1H) to the WDCR register.

Enabling the WDT

The WDT can be enabled only by setting the WDTE bit in the WDMOD to 1.

• Clearing the WDT counter

Writing the special clear-count code (4EH) to the WDCR resets the binary counter to zero. The counting process begins again.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Writes the clear-count code (4EH) to the WDCR.
```

Note: Writing the disable code (B1H) to the WDCR causes the binary counter to be reset to zero.






Figure 16.4 Watchdog Timer Mode Register (WDMOD)




Figure 16.5 Watchdog Timer Control Register (WDCR)



16.3 Operation

The watchdog timer is a kind of timer that generates an interrupt request if it times out. The WDT of the TMP1941AF allows the user to program the time-out period in the WDTP[1:0] field in the WDMOD. While enabled, the software can reset the counter to zero at any time by writing a special clear-count code. If the software is unable to reset the counter before it reaches the time-out count, the WDT generates the INTWDT interrupt. In response to the interrupt, the CPU jumps to a system recovery routine to regain control of the system.

The WDT begins counting immediately after reset.

When the TMP1941AF goes into SLEEP or STOP mode, the WDT counter is reset to zero automatically and stops counting. The WDT continues counting while an off-chip peripheral has mastership of the bus (i.e., $\overline{BUSAK} = 0$).

In IDLE mode, the I2WDT bit in the WDMOD determines whether or not to disable the WDT. The I2WDT bit can be programmed before putting the TMP1941AF in IDLE mode.

Examples:

• Clearing the WDT binary counter

Programming the time-out interval to 2¹⁸/fsys

Disabling the watchdog timer



17. Real-Time Clock (RTC)

The TMP1941AF contains a real-time clock (RTC). Clocked by a 32.768-kHz clock, the RTC provides a periodic interrupt at a programmed interval: 0.0625 seconds, 0.125 seconds, 0.25 seconds or 0.50 seconds.

The RTC can continue operating in any standby modes in which the low-speed oscillator is active.

The RTC interrupt (INTRTC) can be used as a wake-up signal to exit a standby mode (except STOP mode). The IMCGB3 register located within the CG must be programmed to use the INTRTC interrupt.

17.1 Implemention

Figure 17.1 shows a block diagram of the RTC.




Figure 17.1 RTC Block Diagram

The RTC Control Register (RTCCR) provides control over the RTC. The organization of the RTCCR is shown below.




Figure 17.2 RTC Control Register (RTCCR)



The RTC provides an 8-bit read-only accumulator (RTCREG) that counts the number of INTRTC interrupts that have occurred. The accumulator allows the user to keep track of time up to 127.5 seconds if the interrupt interval is programmed to 0.5 seconds.


Accumulator

RTCREG (0xFFFF_F0A4)

	7	6	5	4	3	2	1	0		
Name	RUI7	RUI6	RUI5	RUI4	RUI3	RUI2	RUI1	RUI0		
Read/Write		R								
Reset Value	0	0	0	0	0	0	0	0		
Function		Accumulate count value								

Figure 17.3 RTC Accumulator Register (RTCREG)

The RTCREG is incremented with a delay of one fs clock after the INTRTC interrupt is generated. Reads of the RTCREG must be performed in SLOW mode. The resetting of the RTCREG is inhibited for one fs clock cycle after the INTRTC interrupt is generated. The RTCREG can be reset to zero by executing the accumulator-clear command twice in SLOW mode.



Example 1: Clearing the accumulator

Example 2: Programming the RTC interrupt interval

Initialization

X = Don't care

```
7 6 5 4 3 2 1 0
          \leftarrow 0 0 1 1 0 0 0 1
IMCGB3
           \leftarrow 0 0 0 1 0 X X X
IMCEHL
                                           Sets the interrupt level.
EICRCG \leftarrow 0 0 0 0 0 1 1 1
                                           Clears the interrupt request via the CG block.
INTCLR
           \leftarrow 0 0 1 1 1 0 1 0
                                           Clears the interrupt request via the INTC block.
RTCCR
           Starts counting.
INTRTC interrupt
              7 6 5 4 3 2 1 0
           \leftarrow 0 0 0 0 0 1 1 1
EICRCG
                                           Clears the interrupt request via the CG block.
          \leftarrow 0 0 1 1 1 0 1 0
INTCLR
                                           Clears interrupt request via the INTC block.
Interrupt processing
End of interrupt
```

Note: To disable interrupts, program the IMCEHL and then the IMCGB3 in this order.



18. Electrical Characteristics

The letter x in equations presented in this chapter represents the cycle period of the fsys clock selected through the programming of the SYSCR1.SYSCK bit. The fsys clock may be derived from either the high-speed or low-speed crystal oscillator. The programming of the clock gear function also affects the fsys frequency. All relevant values in this chapter are calculated with the high-speed (fc) system clock (SYSCR1.SYSCK=0) and a clock gear factor of 1/fc (SYSCR1.GEAR[1:0]=00).

18.1 Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V _{CC}	-0.5 to 4.0	V
Input voltage		V _{IN}	-0.5 to V _{CC} + 0.5	V
Low-level output current	Per pin	l _{OL}	5	
	Total	ΣI_{OL}	80	A
High-level output current	Per pin	Іон	-5	mA mA
	Total	ΣΙΟΗ	-80	
Power dissipation (Ta = 85	5°C)	PD	600	mW
Soldering temperature (10 s)		T _{SOLDER}	260	°C
Storage temperature		T _{STG}	-65 to 150	°C
Operating temperature		T _{OPR}	-40 to 85	°C

 $V_{CC} = DV_{CC} = AV_{CC}$; $V_{SS} = DV_{SS} = AV_{SS}$

Note: Maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no maximum rating value is exceeded with respect to current, voltage, power dissipation, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.



18.2 DC Electrical Characteristics (1/2)

 $Ta = -40 \text{ to } 85^{\circ}C$

	Parameter	Symbol		Condition	Min	Typ (Note 1)	Max	Unit
				fosc = 4 to 10 MHz fsys = 2 to 40 MHz fs = 30 to 34 kHz				
			LLON	fosc = 4 to 7 MHz fsys = 2 to 28 MHz fs = 30 to 34 kHz	2.7			
	oly voltage N _{CC} = V _{CC}	V _{CC}	(Crystal) fs	fosc = 16 to 20 MHz fsys = 1 to 20 MHz fs = 30 to34 kHz	2.7		3.6	V
Α	$V_{SS} = V_{SS} = 0 V$		PLLOFF	fosc = 16 to 20 MHz fsys = 1 to 20 MHz fs = 30 to 34 kHz				
			(External clock)	fosc = 20 to 40 MHz fsys = 1.25 to 20 MHz fs = 30 to 34 kHz (SYSCR1.DFOSC = 0) (Note 2)	2.7			
	AD0-15	V_{IL}					0.6	
t voltage	A16-23, A0-7, RD, WR, HWR, WAIT, BUSRQ, BUSAK, R/W, P37-PA7 (except P77)	V _{IL1}			-0.3		0.3V _{CC}	
Low-level input voltage	PLLOFF, BW0, BW1, RESET, NMI, P77 (INT0)	V _{IL2}					0.25V _{CC}	
Ľ	X1	V_{IL4}					0.2V _{CC}	.,
	AD0-15	V_{IH}	V _{CC} ≥ 2.7 V		2.0			V
High-level input voltage	A16-23, A0-7, RD, WR, HWR, WAIT, BUSRQ, BUSAK, R/W, P37-PA7 (except P77)	V _{IH1}			0.7V _{CC}		V _{CC} + 0.3	
	PLLOFF, BW0, BW1, RESET, NMI, P77 (INT0)	V _{IH2}			0.80V _{CC}			
	X1 V _{IH4}			0.8V _{CC}				
+	level output voltage	V_{OL}	$I_{OL} = 1.6 \text{ m/s}$				0.45	V
High-	level output voltage	V _{OH}	$I_{OH} = -400$	μΑ ***********************************	2.4			,

TMP1941AF-240

Note 1: $V_{CC} = 3.3 \text{ V}$, $Ta = 25^{\circ}\text{C}$, unless otherwise noted.

Note 2: The DFOSC bit in the SYSCR1 register must be cleared to 0.



18.3 DC Electrical Characteristics (2/2)

 $Ta = -40 \text{ to } 85^{\circ}\text{C}$

Parameter	Symbol	Condition	Min	Typ (Note 1)	Max	Unit
Input leakage current	ILI	$0.0 \le V_{IN} \le V_{CC}$		0.02	± 5	^
Output leakage current	I _{LO}	$0.2 \le V_{IN} \le V_{CC} - 0.2$		0.05	± 10	μΑ
Power-down voltage (STOP mode, RAM backup)	V _{STOP}	$V_{IL2} = 0.2V_{CC}, V_{IH2} = 0.8V_{CC}$	2.2		3.6	V
Pull-up resistor at Reset	RRST	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		450	kΩ
Pin capacitance (except power/ground pins)	C _{IO}	fc = 1 MHz			10	pF
Schmitt hysteresis PLLOFF, BW0, BW1, RESET, NMI, INT0	V _{TH}	V _{CC} ≥ 2.7 V	0.4			V
Programmable pull-up resistor	PKH	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		450	kΩ
NORMAL (Note 2); Gear = 1/1		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		75	85	
IDLE (Doze)		f _{sys} = 40 MHz		27	40	mA
IDLE (Halt)		(f _{OSC} = 10 MHz, PLLON)		22	36	
NORMAL (Note 2); Gear = 1/1		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		25	40	
IDLE (Doze)		f _{sys} = 20 MHz		13	20	mA
IDLE (Halt)	Icc	(f _{OSC} = 20 MHz, PLLOFF)		11	18	
SLOW		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ fs = 32.768 kHz		70	220	μΑ
SLLEP		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ fs = 32.768 kHz		20	180	μΑ
STOP		V _{CC} = 2.7 to 3.6 V		5	150	μΑ

Note 1: V_{CC} = 3.3 V, Ta = 25°C, unless otherwise noted.

Note 2: Measured with the operating CPU (scanning ports), 16-bit bus (ALE = 1.5 cycles, 1 wait state), open output pins and input pins levels held at fixed logic values. IREF excluded.



18.4 AC Electrical Characteristics

(1) $V_{CC} = 3.0$ to 3.6 V, $T_a = 0$ to 70°C, ALE width = 0.5 clock cycle (recommended when t_{SYS} is 50 ns or longer)

Nia	Parameter	Compleal	Equa	tion	fsys = 20 MHz *		Unit
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	System clock period (x)	t _{SYS}	31.25	33333	50		ns
2	A0-A15 valid to ALE low	t _{AL}	0.4x - 12		8		ns
3	A0-A15 hold after ALE low	t _{LA}	0.4x - 8		12		ns
4	ALE pulse width high	t _{LL}	0.4x - 6		14		ns
5	ALE low to RD or WR asserted	t _{LC}	0.4x - 8		12		ns
6	RD or WR negated to ALE high	t _{CL}	x – 15		35		ns
7	A0-A15 valid to RD or WR asserted	t _{ACL}	x – 20		30		ns
8	A0-A23 valid to RD or WR asserted	tACH	x – 20		30		ns
9	A0-A23 hold after \overline{RD} or \overline{WR} negated	tCAR	x – 15		35		ns
10	A0-A15 valid to D0-D15 data in	t _{ADL}		x (2 + W) - 37		63	ns
11	A0-A23 valid to D0-D15 data in	t _{ADH}		x (2 + W) - 37		63	ns
12	RD asserted to D0-D15 data in	t _{RD}		x (1 + W) – 22		28	ns
13	RD width low	t _{RR}	x (1 + W) – 10		40		ns
14	D0-D15 hold after RD negated	t _{HR}	0		0		ns
15	RD negated to next A0–A15 output	t _{RAE}	x – 15		35		ns
16	WR width low	t _{WW}	x (1 + W) – 10		40		ns
17	D0-D15 valid to WR negated	t _{DW}	x (1 + W) – 18		32		ns
18	D0-D15 hold after WR negated	t _{WD}	x – 15		35		ns
19	A0-A23 valid to WAIT input	t _{AWH}		1.5x - 30		45	ns
20	A0-A15 valid to WAIT input	t _{AWL}		1.5x - 30		45	ns
21	WAIT hold after RD or WR asserted	t _{CW}	(0.5 + N - 1) x + 2	(0.5 + N) x - 17	27	58	ns

^{*} W = 0

W: Number of wait-state cycles inserted (0 to 7 for programmed wait insertion)

N: Value of N for (1 + N) wait insertion

AC measurement conditions:

• Output levels: High = 2.4 V, Low = 0.45 V, CL = 30 pF

• Input levels: High = 2 V, Low = 0.6 V



(2) $V_{CC} = 3.0$ to 3.6 V, $T_a = 0$ to 70° C, ALE width = 1.5 clock cycles

Nia	Donomotor	0	Equation		fsys = 40 MHz*		l lmit
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	System clock period (x)	t _{SYS}	31.25	33333			ns
2	A0-A15 valid to ALE low	t _{AL}	1.4x - 12		23		ns
3	A0-A15 hold after ALE low	t _{LA}	0.4x - 8		2		ns
4	ALE pulse width high	t _{LL}	1.4x - 6		29		ns
5	ALE low to \overline{RD} or \overline{WR} asserted	t _{LC}	0.4x - 8		2		ns
6	RD or WR negated to ALE high	t _{CL}	x – 15		10		ns
7	A0-A15 valid to RD or WR asserted	tACL	2x - 20		30		ns
8	A0-A23 valid to RD or WR asserted	tACH	2x - 20		30		ns
9	A0-A23 hold after \overline{RD} or \overline{WR} negated	t _{CA}	x – 15		10		ns
10	A0-A15 valid to D0-D15 data in	t _{ADL}		x (3 + W) - 37		38	ns
11	A0-A23 valid to D0-D15 data in	t _{ADH}		x (3 + W) - 37		38	ns
12	RD asserted to D0–D15 data in	t _{RD}		x (1 + W) – 22		3	ns
13	RD width low	t _{RR}	x (1 + W) – 10		15		ns
14	D0-D15 hold after RD negated	t _{HR}	0		0		ns
15	RD negated to next A0-A15 output	t _{RAE}	x – 15		10		ns
16	WR width low	t _{WW}	x (1 + W) – 10		15		ns
17	D0-D15 valid to WR negated	t _{DW}	x (1 + W) – 18		7		ns
18	D0-D15 hold after WR negated	t _{WD}	x – 15		10		ns
19	A0-A23 valid to WAIT input	t _{AWH}		2.5x - 30		32	ns
20	A0-A15 valid to WAIT input	t _{AWL}		2.5x - 30		32	ns
21	WAIT hold after RD or WR asserted	t _{CW}	(0.5 + N - 1) x + 2	(0.5 + N) x - 17	15	20	ns

^{*} W = 0


AC measurement conditions:

• Output levels: High = 2.4 V, Low = 0.45 V, CL = 30 pF

• Input levels: High = 2 V, Low = 0.6 V

W: Number of wait-state cycles inserted (0 to 7 for programmed wait insertion)


N: Value of N for (1 + N) wait insertion



Note: The internal CLK is not the system clock driven out from the SCOUT pin.

Figure 18.1 Read Cycle Timing (ALE = 1.5, Zero Wait State)






Note: The internal CLK is not the system clock driven out from the SCOUT pin.

Figure 18.2 Read Cycle Timing (ALE = 1.5, 1 Programmed Wait State)






Note1: If t_{AWH} and/or t_{AWL} cannot be satisified, a bus cycle must be initiated with the \overline{WAIT} pin asserted.

Note2: The internal CLK is not the system clock driven out from the SCOUT pin.

Figure 18.3 Read Cycle Timing (ALE = 1.5, 2 Externally Generated Wait States with N=1)





Note: The internal CLK is not the system clock driven out from the SCOUT pin.

Figure 18.4 Write Cycle Timing (ALE = 1, Zero Wait State)



18.5 ADC Electrical Characteristics

 $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$

						00 00	
Parameter		Symbol	Condition	Min	Тур	Max	Unit
Analog reference voltage (+)		VREFH	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	V _{CC} – 0.2 V	V_{CC}	Vcc	
Analog reference voltage (–)		VREFL	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	V _{SS}	V_{SS}	V _{SS} + 0.2 V	V
Analog input voltage		VAIN		VREFL		VREFH	
Analog supply current	ADMOD1.VREFON = 1	IREF (VREFL = VSS)	$V_{CC} = 3.3V \pm 0.3 V$		1.05	1.5	mA
	ADMOD1.VREFON = 0	(VREFL = VSS) (VREFH = VCC)	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$		0.02	5.0	μΑ
Total error (not including quantization error)		_	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		± 1	± 3	LSB

Note 1: 1 LSB = (VREFH - VREFL) / 1024 (V)

Note 2: The A/D converter must be stopped when operating the TMP1941AF with the low-speed clock (fs).

Note 3: The supply current flowing through the AVCC pin is included in the digital supply current parameter (ICC).



18.6 SIO Timing

18.6.1 I/O Interface Mode

In the tables below, the letter x represents the fsys cycle period, which varies, depending on the programming of the clock gear function.


(1) SCLK Input Mode

Parameter	Cumbal	Equation	20 N	ИHz	40 N	Lloit		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK period	tscy	16x		800		400		ns
TxD data to SCLK rise or fall*	toss	$(t_{SCY}/2) - 5x - 23$		127		52		ns
TxD data hold after SCLK rise or fall*	tons	$(t_{SCY}/2) + 3x$		550		275		ns
RxD data valid to SCLK rise or fall*	t _{SRD}	2x + 8		108		58		ns
RxD data hold after SCLK rise or fall*	t _{HSR}	0		0		0		ns

^{*} SCLK rise or fall: Measured relative to the programmed active edge of SCLK.

(2) SCLK Output Mode

Parameter	Cymphol	Equation	20 N	ИНz	40 MHz		Linit	
	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK period (programmable)	t _{SCY}	16x		800		400		ns
TxD data to SCLK rise	toss	(tSCY/2) - 15		385		185		ns
TxD data hold after SCLK rise	tons	(tSCY/2) - 15		385		185		ns
RxD data valid to SCK rise	t _{SRD}	x + 23		73		48		ns
RxD data hold after SCK rise	t _{HSR}	0		0		0		ns





18.7 SBI Timing

18.7.1 I²C Mode


In the table below, the letters x and T represent the fsys and $\phi T0$ cycle periods, respectively. The letter n denotes the value of n programmed into the SCK[2:0] (SCL output frequency select) field in the SBIOCR1.

Parameter	Parameter		Equation		Standard fsys = 8 M		Fast M fsys = 32 M	Unit	
			Min	Max	Min	Max	Min	Max	
SCL clock frequency		t _{SC}	0		0	100	0	400	kHz
Hold time for START co	ndition	t _{HD:STA}			4.0		0.6		μs
Low period of the SCL	Input	t_{LOW}			4.7		1.3		μs
clock	Output		2 ^(n_1) T		4 (Note 1)		1 (Note 1)		μs
	Input	tHIGH			4.0		0.6		μs
SCL clock high width	Output		$(2^{(n-1)} + 4) T$		6		1.5		μs
Setup time for a repeate condition	ed START	t _{SU;STA}	Software- dependent		4.7		0.6		μs
Data hold time		t _{HD;DAT}			0		0		μs
Data setup time		t _{SU;DAT}			250		100		ns
Setup time for STOP condition		tsu;sto			4.0		0.6		μs
Bus free time between S	STOP and	t _{BUF}	Software- dependent		4.7		1.3		μs

Note 1: Different from the Philips I²C-bus specification.

Note 2: The ouptut data hold time is equal to 12x.

Note 3: The Philips I²C-bus specification states that a device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the fall edge of SCL. However, the TMP1941AF SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling edges; therefore, the equipment manufacturer should design so that the input data hold time shown in the table is satisfied, including tr/tf of the SCL and SDA lines.




S: START condition, Sr: Repeated START condition, P: STOP condition

Note 4: To operate the SBI in I²C Fast mode, the fsys frequency must be no less than 20 MHz. To operate the SBI in I²C Standard mode, the fsys frequency must be no less than 4 MHz.

Note 5: Although *THE FC BUS SPECIFICATION* from Philips states that I/O pins of Fast-mode devices must not obstruct the SDA and SCL lines if V_{DD} is switched off, the TMP1941AF does not comply with this requirement.

Note 6: The SDA hold time from the falling edge of SCL varies with the fsys frequency, as shown at left. The fsys frequency must be determined, considering the devices connected on the I²C bus. If the devices on the I²C bus drive the SDA line within a minimum delay of 100 ns from the falling edge of SCL, the required hold time must be less than 100 ns; thus the fsys frequency must be 20 MHz or larger.





18.7.2 Clock-Synchronous 8-Bit SIO Mode

In the tables below, the letters x and T represent the fsys and $\phi T0$ cycle periods, respectively. The letter n denotes the value of n programmed into the SCK[2:0] (SCL output frequency select) field in the SBI0CR1.


The electrical specifications below are for an SCK signal with a 50% duty cycle.

(1) SCK Input Mode

Parameter	Cumbal	Equation		40 N	Unit	
Parameter	Symbol	Min	Max	Min Max		
SCK period	tSCY	16x		400		ns
SO data to SCK rise	tOSS	(tSCY/2) - (6x + 30)		20		ns
SO data hold after SCK rise	tOHS	(tSCY/2) + 4x		300		ns
SI data valid to SCK rise	tSRD	0		0		ns
SI data hold after SCK rise	tHSR	4x + 10		110		ns

(2) SCK Output Mode

Parameter	Cymphol	Equation		40 N	Unit	
Parameter	Symbol	Min	Max	Min	Min Max	
SCK period (programmable)	t _{SCY}	$2^n \times T$		800		ns
SO data to SCK rise	toss	(t _{SCY} /2) - 20		380		ns
SO data hold after SCK rise	tons	$(t_{SCY}/2) - 20$		380		ns
SI data valid to SCK rise	t _{SRD}	2x + 30		80		ns
SI data hold after SCK rise	tHSR	0		0		ns





18.8 Event Counters (TA0IN, TA2IN, TB0IN0, TB0IN1, TB2IN0)

In the table below, the letter x represents the fsys cycle period.

Parameter	Cumbal		ation	40 N	ИНz	Lloit
	Symbol	Min	Max	Min	Max	Unit
Clock low pulse width	t _{VCKL}	2x + 100		150		ns
Clock high pulse width	tvckh	2x + 100		150		ns

18.9 Timer Capture (TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1)

In the table below, the letter x represents the fsys cycle period.

Parameter	Cumbal		ation	40 N	Lloit	
	Symbol	Min	Max	Min	Max	Unit
Low pulse width	t _{CPL}	2x + 100		150		ns
High pulse width	t _{CPH}	2x + 100		150		ns

18.10 General Interrupts

In the table below, the letter x represents the fsys cycle period.

Parameter	Symbol	Equa	ation	40 N	ИHz	Unit
	Symbol	Min	Max	Min	Max	Offic
Low pulse width for INT0-INTA	t _{INTAL}	x + 100		125		ns
High pulse width for INT0-INTA	tINTAH	x + 100		125		ns


18.11 NMI and STOP/SLEEP Wake-up Interrupts

Parameter	Cumbal	Equa	ation	40 N	Lloit	
	Symbol	Min	Max	Min	Max	Unit
Low pulse width for \$\overline{NMI}\$ and INT0-INT4	tINTBL	100		100		ns
High pulse width for INT0-INT4	tINTBH	100		100		ns


18.12 SCOUT Pin

In the table below, the letter T represents the cycle period of the SCOUT output clock.

Parameter	Cymbol	Equa	ation	40 N	ИНz	Lloit
	Symbol	Min	Max	Min	Max	Unit
Clock low pulse width	tsch	0.5T – 5		7.5		ns
Clock high pulse width	t _{SCL}	0.5T – 5		7.5		ns



18.13 Bus Request and Bus Acknowledge Signals



Doromotor	Cymphol		ation	40 N	l loit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Bus float to BUSAK asserted	t _{ABA}	0	80	0	80	ns
Bus float after BUSAK negated	t _{BAA}	0	80	0	80	ns

Note 1: If the current bus cycle has not terminated due to wait-state insertion, the TMP1941AF does not respond to BUSRQ until the wait state ends.

Note 2: This broken lines indicate that output buffers are disabled, not that the signals are at indeterminate states. The pin holds the last logic value present at that pin before the bus is relinquished. This is dynamically accomplished through external load capacitances. The equipment manufacturer may maintain the bus at a predefined state by means of off-chip resistors, but he or she should design, considering the time (determined by the CR constant) it takes for a signal to reach a desired state. The on-chip, integrated programmable pullup/pulldown resistors remain active, depending on internal signal states.



19. I/O Register Summary

The internal I/O registers configure and access the I/O ports, and control on-chip functions. These registers occupy 8-kbyte addresses from 0xFFFF_E000 through 0xFFFF_FFFF.

- 1. I/O ports
- 2. Watchdog Timer (WDT)
- 3. Real-Time Clock (RTC)
- 4. 8-Bit Timers (TMRAs)
- 5. 16-Bit Timer/Event Counters (TMRBs)
- 6. Serial I/O (SIO0 and SIO1)
- 7. Serial Bus Interface (SBI)
- 8. Serial I/O (SIO3 and SIO4)
- 9. A/D Converter (ADC)
- 10. Interrupt Controller (INTC)
- 11. DMA Controller (DMAC)
- 12. Chip Select/Wait Controller
- 13. Clock Generator (CG)

Table Organization

Mnemonic	Register Name	Address	7	6	1	\mathbb{Z}	i	1	0		
					: \	abla			:	$] \longrightarrow$	Bit Name
					-	\mathbb{Z}	-		1	$] \longrightarrow$	Read/Write
					:	7/	i		-	\longrightarrow	Reset Value
					: ,	7/	:		:	\longrightarrow	Function
					!				-		

<u>Access</u>

R/W: Read/write. The user can read and write the register bit.

R: Read only.

W: Write only.

W*: The user can read and write the register bit, but a read always returns a value of 1.

1. I/O Ports

1. I/O Ports	1		1		1		1
Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
0xFFFF_F010		0xFFFF_F020	P4CR	0xFFFF_F030	P8	0xFFFF_F050	ODE
1		1	P4FC	1	P9	1	
2		2		2	P8CR	2	
3		3		3	P8FC	3	
4		4		4	P9CR	4	
5		5	P5	5	P9FC	5	
6		6		6	PA	6	
7		7		7		7	
8	P3	8		8	PACR	8	
9		9		9	PAFC	9	
А	P3CR	А		A		A	
В	P3FC	В	P7	В		В	
С		С		С		С	
D		D		D		D	
E	P4	E	P7CR			E	
F		F	P7FC	F		F	

2. WDT

4. 8-Bit Timers

2. WD1		3. KIC		4. 8-Bit 11mer	.8
Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
0xFFFF_F090	WDMOD	0xFFFF_F0A0	RTCCR	0xFFFF_F100	TA01RUN
1	WDCR	1		1	
2		2		2	TA0REG
3		3		3	TA1REG
4		4	RTCREG	4	TA01MOD
5		5		5	TA1FFCR
6		6		6	
7		7		7	
8		8		8	TA23RUN
9		9		9	
Α		Α		Α	TA2REG
В		В		В	TA3REG
С		С		С	TA23MOD
D		D		D	TA3FFCR
E		E		E	
F		F		F	

5. 16-Bit Timer/Event Counters

Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
0xFFFF_F180	TB0RUN	0xFFFF_F190	TB1RUN	0xFFFF_F1A0	TB2RUN	0xFFFF_F1B0	TB3RUN
1		1		1		1	
2	TB0MOD	2	TB1MOD	2	TB2MOD	2	TB3MOD
3	TB0FFCR	3	TB1FFCR	3	TB2FFCR	3	TB3FFCR
4		4		4		4	
5		5		5		5	
6		6		6		6	
7		7		7		7	
8	TB0RG0L	8	TB1RG0L	8	TB2RG0L	8	TB3RG0L
9	TB0RG0H	9	TB1RG0H	9	TB2RG0H	9	TB3RG0H
Α	TB0RG1L	A	TB1RG1L	Α	TB2RG1L	Α	TB3RG1L
В	TB0RG1H	В	TB1RG1H	В	TB2RG1H	В	TB3RG1H
С	TB0CP0L	С	TB1CP0L	С	TB2CP0L	С	TB3CP0L
D	TB0CP0H	D	TB1CP0H	D	TB2CP0H	D	TB3CP0H
E	TB0CP1L	E	TB1CP1L	E	TB2CP1L	E	TB3CP1L
F	TB0CP1H	F	TB1CP1H	F	TB2CP1H	F	TB3CP1H

Figure 19.1 I/O Register Address Map (1/5)

6. SIO0 and SIO1

0. S100 and S	101
Address	Mnemonic
0xFFFF_F200	SC0BUF
1	SC0CR
2	SC0MOD0
3	BR0CR
4	BR0ADD
5	SC0MOD1
6	
7	
8	SC1BUF
9	SC1CR
Α	SC1MOD0
В	BR1CR
С	BR1ADD
D	SC1MOD1
E	
F	

7. SBI

Address	Mnemonic
0xFFFF_F240	SBI0CR1
1	SBI0DBR
2	I2C0AR
3	SBI0CR2/SR
4	SBI0BR0
5	SBI0BR1
6	
7	

 $8. \, SIO3 \, and \, SIO4$

0xFFFF_F280	Address	Mnemonic
2 SC3MOD0 3 BR3CR 4 BR3ADD 5 SC3MOD1 6 7 8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	0xFFFF_F280	SC3BUF
3 BR3CR 4 BR3ADD 5 SC3MOD1 6 7 8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	1	SC3CR
4 BR3ADD 5 SC3MOD1 6 7 8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	2	SC3MOD0
5 SC3MOD1 6 7 8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	3	BR3CR
6 7 8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	4	BR3ADD
7 8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	5	SC3MOD1
8 SC4BUF 9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	6	
9 SC4CR A SC4MOD0 B BR4CR C BR4ADD	7	
A SC4MOD0 B BR4CR C BR4ADD	8	SC4BUF
B BR4CR C BR4ADD	9	SC4CR
C BR4ADD	А	SC4MOD0
	В	BR4CR
D SC4MOD1	С	BR4ADD
	D	SC4MOD1
E	E	
F	F	

9. ADC

Address	Mnemonic
0xFFFF_F300	ADREG04L
1	ADREG04H
2	ADREG15L
3	ADREG15H
4	ADREG26L
5	ADREG26H
6	ADREG37L
7	ADREG37H
8	
9	
А	
В	
С	
D	
E	
F	

Address	Mnemonic
0xFFFF_F310	ADMOD0
1	ADMOD1
2	
2	
4	
5	
6	
7	
8	
9	
Α	
В	
С	
D	
E	
F	

Figure 19.1 I/O Register Address Map (2/5)

10. INTC

Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
0xFFFF_E000	IMC0L	0xFFFF_E010		0xFFFF_E020	IMC8L	0xFFFF_E030	IMCCL
1		1		1		1	
2	IMC0H	2		2	IMC8H	2	IMCCH
3		3		3		3	
4	IMC1L	4	IMC5L	4		4	IMCDL
5		5		5		5	
6		6	IMC5H	6		6	IMCDH
7		7		7		7	
8		8		8	IMCAL	8	IMCEL
9		9		9		9	
А	IMC2H	Α		Α	IMCAH	Α	IMCEH
В		В		В		В	
С	IMC3L	С	IMC7L	С		С	IMCFL
D		D		D		D	
E	IMC3H	E	IMC7H	E		E	IMCFH
F		F		F			

Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
0xFFFF_E040	IVR	0xFFFF_E050		0xFFFF_E060	INTCLR	0xFFFF_E070	
1		1		1		1	
2		2		2		2	
3		3		3		3	
4		4		4		4	
5		5		5		5	
6		6		6		6	
7		7		7		7	
8		8		8		8	
9		9		9		9	
A		Α		Α		Α	
В		В		В		В	
С		С		С		С	
D		D		D		D	
E		E		E		E	
F		F		F		F	

Note: Any attempt to access an address in the shaded areas causes a bus error to be signaled to the TX19 core processor. Any attempt to access an address in the ranges 0xFFFF_E080 through 0xFFFF_E0FF and 0xFFFF_E10C through 0xFFFF_E1FF also causes a bus error.

Figure 19.1 I/O Register Address Map (3/5)



11. DMAC

8

9

A B

D

Е

F

C DHR

OxFFFF_E200 C 1	Mnemonic CCR0 CSR0 SAR0 Mnemonic CCR2 CSR2	Address 0xFFFF_E210 1 2 3 4 5 6 7 8 9 A B C D E F Address 0xFFFF_E250 1 2 3	DTCR0 Mnemonic	5 6 7	CSR1 SAR1 DAR1 Mnemonic	Address 0xFFFF_E230 1 2 3 4 5 6 7 8 9 A B C D E F Address 0xFFFF_E270 1 2	DTCR1 Mnemonic
1 2 3 4 C 5 6 7 D E F D C 7 1 2 3 3 4 C 5 6 7 5 6 7 7 5 6 7 7 5 6 7 7 5 6 7 7 5 6 7 7 5 6 7 7 5 8 5 9 9 5 6 7 7 5 6 7 7 5 6 7 7 7 8 5 9 9 5 6 7 7 7 8 5 9 9 5 6 7 7 7 8 5 9 9 5 6 7 7 7 7 8 7 7 7 7 7 7 7 7 7 7 7 7 7 7	CSR0 SAR0 DAR0 Mnemonic CCR2	1 2 3 4 5 6 7 7 8 9 A B C D E F	DTCR0 Mnemonic	1 2 3 4 5 6 7 7 8 9 A B C D E F	CSR1 SAR1 DAR1 Mnemonic	1 2 3 4 5 6 7 7 8 9 A B C D E F	DTCR1 Mnemonic
2 3 4 C 5 6 7 D E F C 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6 7 C 5 6	DAR0 Mnemonic CCR2	2 3 4 5 6 7 8 9 A B C D E F	Mnemonic	2 3 4 5 6 7 8 9 A B C D E F	CSR1 SAR1 DAR1 Mnemonic	2 3 4 5 6 7 8 9 A B C D E F	DTCR1 Mnemonic
3 4 C 5 6 7 8 S 9 4 C D E F 1 2 3 4 C 5 6 7 7 8 S 9 9 1 1 1 1 1 1 1 1	DAR0 Mnemonic CCR2	3 4 5 6 7 8 9 A B C D E F	Mnemonic	3 4 5 6 7 8 9 A B C D E F	CSR1 SAR1 DAR1 Mnemonic	3 4 5 6 7 8 9 A B C D E F	DTCR1 Mnemonic
Address OxFFFF_E240 C Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7	DAR0 Mnemonic CCR2	4 5 6 7 8 9 A B C D E F	Mnemonic	4 5 6 7 8 9 A B C D E F	CSR1 SAR1 DAR1 Mnemonic	4 5 6 7 8 9 A B C D E F	DTCR1 Mnemonic
5 6 7 8 S 9 A B C D D E F C C C C C C C C C C C C C C C C C C	DAR0 Mnemonic CCR2	5 6 7 8 9 A B C D E F	Mnemonic	5 6 7 8 9 A B C D E F	SAR1 DAR1 Mnemonic	5 6 7 8 9 A B C D E F	DTCR1 Mnemonic
6 7 8 S 9 A B C D D E F S S S S S S S S S S S S S S S S S S	DAR0 Mnemonic CCR2	6 7 8 9 A B C D E F	Mnemonic	6 7 8 9 A B C D E F	SAR1 DAR1 Mnemonic	6 7 8 9 A B C D E F	DTCR1 Mnemonic
7 8 S 9 A B C D E F	DAR0 Mnemonic CCR2	7 8 9 A B C D E F	Mnemonic	7 8 9 A B C D E F	SAR1 DAR1 Mnemonic	7 8 9 A B C D E F	DTCR1 Mnemonic
8 S 9 A B C D E F Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S 9 9	DAR0 Mnemonic CCR2	8 9 A B C D E F P Address 0xFFFF_E250 1 2	Mnemonic	8 9 A B C D E F	DAR1 Mnemonic	Address 0xFFFF_E270	DTCR1 Mnemonic
9 A B C D D E F S S S S S S S S S S S S S S S S S S	DAR0 Mnemonic CCR2	9 A B C D E F Address 0xFFFF_E250 1 2	Mnemonic	9 A B C D E F Address 0xFFFF_E260 1	DAR1 Mnemonic	9 A B C D E F Address 0xFFFF_E270 1	Mnemonic
Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S 9 9	Mnemonic CCR2	Address OxFFFF_E250 1 2		Address OxFFFF_E260	DAR1 Mnemonic	Address OxFFFF_E270	Mnemonic
Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S	Mnemonic CCR2	B C D E F Address 0xFFFF_E250 1 2		Address OxFFFF_E260	DAR1 Mnemonic	B C D E F	
Address C D E F	Mnemonic CCR2	C D E F		C D E F	DAR1 Mnemonic	C D E F	
Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S 9 9	Mnemonic CCR2	Address 0xFFFF_E250 1 2		Address 0xFFFF_E260 1	Mnemonic	Address 0xFFFF_E270	
Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S	CCR2	Address 0xFFFF_E250 1 2		Address 0xFFFF_E260 1	-	Address 0xFFFF_E270 1	
Address	CCR2	Address 0xFFFF_E250 1 2		Address 0xFFFF_E260 1	-	Address 0xFFFF_E270 1	
Address 0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S	CCR2	Address 0xFFFF_E250 1		Address 0xFFFF_E260 1	-	Address 0xFFFF_E270 1	
0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S	CCR2	0xFFFF_E250 1 2		0xFFFF_E260	-	0xFFFF_E270	
0xFFFF_E240 C 1 2 3 4 C 5 6 7 8 S	CCR2	0xFFFF_E250 1 2		0xFFFF_E260	-	0xFFFF_E270	
1 2 3 4 C 5 6 7 8 S 9		1 2	BCR2	1	CCR3	1	BCR3
2 3 4 C 5 6 7	CSR2	2					
3 4 C 5 6 7 8 S 9	CSR2			2		2	
4 C 5 6 7 8 S	CSR2	1 3		_			
5 6 7 8 S 9	CSR2			3		3	
6 7 8 S		4			CSR3	4	
7 8 S 9		5		5		5	
8 S		6		6		6	
9	2400	7		7		7	
	SAR2		DTCR2		SAR3	8	DTCR3
Al		9		9		9	
		A		A		A	
В	2400	В		В	DARO	В	
	DAR2	C			DAR3	C	
D		D		D		D	
E F		E F				E F	
٢		<u> </u>		F		<u> </u>	
Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
	DCR	0xFFFF_E290		0xFFFF_E2A0		0xFFFF_E2B0	
1		1		1		1	
		5					
7		6		6		6	
2 3 4 5 6		2 3 4		2 3 4 5		2 3 4 5	

Note: Any attempt to access an address in the shaded areas causes a bus error to be signaled to the TX19 core processor. Any attempt to access an address in the range 0xFFFF_E2C0 through 0xFFFF_E2FF also causes a bus error. Any attempt to access an address in the range 0xFFFF_E300 through 0xFFFF_E3FF is disallowed.

8

9

В

С

D

Е

F

8

9

В

С

D

Ε

F

Figure 19.1 I/O Register Address Map (4/5)

8

9

В

С

D

Е

F



12. CS/Wait Controller

12. CS/ Wait C	Controller	_				
Address	Mnemonic		Address	Mnemonic	Address	Mnemonic
0xFFFF_E400	BMA0		0xFFFF_E410		0xFFFF_E480	B01CS
1			1		1	
2			2		2	
3			3		3	
4	BMA1		4		4	B23CS
5			5		5	
6			6		6	
7			7		7	
8	BMA2		8		8	BEXCS
9			9		9	
Α			Α		Α	
В			В		В	
С	BMA3		С		С	
D			D		D	
E			E		Е	
F			F		F	

Address	Mnemonic
0xFFFF_E490	
1	
2	
3	
4	
5 6 7	
6	
7	
8	
8 9 A	
Α	
В	
CDE	
D	
E	
F	

13. CG

Address	Mnemonic
0xFFFF_EE00	SYSCR0
1	SYSCR1
2	SYSCR2
3	SYSCR3
4	ADCCLK
5	
6	
7	
8	
9	
А	
В	
C D	
E	
F	

Address	Mnemonic
0xFFFF_EE10	IMCGA0
1	IMCGA1
2	IMCGA2
3	IMCGA3
4	IMCGB0
5	
6	
7	IMCGB3
8	
9	
Α	
В	
С	
D	
E	
F	

Address	Mnemonic
0xFFFF_EE20	EICRCG
1	
2	
3	
4	
5	
6	
7	
8	
9	
A	
В	
С	
D	
E	
F	

areas causes a bus error to be signaled to the TX19 core processor. Any attempt to access an address in the following ranges also cause a bus error. 0xFFFF_E420 thru 0xFFFF_E47F 0xFFFF_E450 thru 0xFFFF_E4FF 0xFFFF_E700 thru 0xFFFF_EDFF 0xFFFF_EE30 thru 0xFFFF_EEFF An attempt to access an address in the following ranges also cause a bus error. 0xFFFF_F040 thru 0xFFFF_F04F 0xFFFF_F060 thru 0xFFFF_F08F 0xFFFF_F0B0 thru 0xFFFF_F0FF 0xFFFF_F110 thru 0xFFFF_F17F 0xFFFF_F1C0 thru 0xFFFF_F1FF 0xFFFF_F210 thru 0xFFFF_F23F 0xFFFF_F248 thru 0xFFFF_F27F

> 0xFFFF_F290 thru 0xFFFF_F2FF 0xFFFF_F320 thru 0xFFFF_FFFF

Note: Any attempt to access an address in the shaded

Figure 19.1 I/O Register Address Map (5/5)



19.1 I/O Ports

I/O Port Data Registers

Mnemonic	Name	Address	7	6	5	4	3	2	1	0			
			P37	_	: —	. –	_	; –	: —	_			
P3	Port 3	FFFF	R/W R/W										
P3	Register	F018H	1	l 	<u>.</u>	; 1	1	1		•			
			Input mode										
				_		P44	P43	P42	P41	P40			
P4	Port 4	FFFF		_	<u> </u>	i		R/W					
F4	Register	F01EH		_		1	1	1	1	1			
						1		Input mode					
	Port 5	FFFF	P57	P56	P55	P54	P53	P52	P51	P50			
P5	Register	F025H		R									
	1.09.0.01	1 02011		Input mode									
			P77	P76	P75	P74	P73	P72	P71	P70			
P7	Port 7					R	R/W						
. ,	Register		1	1	1	1	1	1	1	1			
						Inpu	t mode						
			P87	P86	P85	P84	P83	P82	P81	P80			
P8	Port 8	FFFF					R/W	-					
. 0	Register	F030H	1 :	1	1	1	; 1	1	; 1	1			
			Input mode										
			P97	P96	P95	P94		P92	P91	P90			
P9	Port 9	FFFF	_	1			R/W			_			
. 0	Register	F031H	1	'	1	1 1	<u> </u>	1 1	1 1	1			
			Output		! !			mode					
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0			
PA	Port A	FFFF		1	1	1	R/W		1				
	Register	F036H	1 :	1	1	<u>; 1 </u>	: 1	<u> </u>	: 1	: 1			
						Inpu	t mode						

I/O Port Control and Function Registers (1 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			P37C	P36C	P35C	P34C	P33C	P32C	i i	-
	Port 3	FFFF			,	W			7) !	:
P3CR	Control	F01AH	0	0	0	0	; 0	0	<u> </u>	i —
	Register	TOTALL	0: IN, 1: OUT	 					1 1 1	! !
	D 4			1 1 1		P44C	P43C	P42C	P41C	P40C
P4CR	Port 4 Control	FFFF		!	į	<u> </u>		W		
F4CK	Register	F020H	_	<u> </u>	; —	0	0	1	0	0
	rtogistor				<u>: </u>	1		0: IN, 1: OUT	Γ	
				i !	•	P44F	P43F	P42F	P41F	P40F
				! ! !	į	<u> </u>		W		
D4F0	Port 4	FFFF F021H	_	-	-	0	0	1	0	0
P4FC	Function					0: Port	0: Port	0: Port	0: Port	0: Port
	Register				:	1: SCOUT	1: CS3	1: CS2	1: CS1	1: CS0
				i I	:	output	output	output	output	output
			P77C	P76C	P75C	P74C	P73C	P72C	P71C	P70C
DZOD	Port 7	FFFF				,	W			
P7CR	Control Register	F02EH	0	; 0	: 0	; 0	; 0	: 0	; 0	: 0
	Register					0: IN 1: OUT				
			P77F	P76F	P75F	P74F	P73F	P72F	P71F	P70F
					i	i	i	i	i	
	Dort 7		0	0	0	0	0	0	0	0
P7FC	Port 7 P7FC Function	FFFF	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
1 '''	Register	F02FH	1: Wake-up	1: TB0OUT	1: TB0IN1	1: TB0IN0	1: TA3OUT	1: TA2IN	1: TA1OUT	1: TAOIN
	. toglotol	r	INT0	output	input	input	output /	input /	output /	input /
			input	! !	i	į	RXD4	TXD4	RXD3	TXD3
				I I	!	1	input	output	input	output

Note: P77F must be set to 1 when INT0 is used to exit STOP mode with SYSCR2.DRVE cleared.



I/O Port Control and Function Registers (2 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0									
	5		P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C									
P8CR	Port 8	FFFF				V	٧												
Port 8	Control Register	F032H	0	0	0	0	0	0	0	0									
	Register			0: IN, 1: OUT															
				P86F	P85F	P84F	P83F	P82F	P81F	P80F									
	Port 8				-	V	٧												
P8FC	Function	FFFF	0	0	0	0	0	0	0	0									
Port 8	Register	F033H	Must be	0: Port	0: Port	0: Port	1	0: Port	0: Port	0: Port									
	· · · · · · · · · · · · · · · · · · ·		written as 0.	1: TB3OUT	1: TB2OUT	1: TB2IN1	i	1: TB1OUT	1: TB1IN1	1: TB1IN0									
				output	output	input	input	output	input	input									
	Port 9		P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C									
P9CR	Control	FFFF					<u>V</u>												
Port 9	Register	F034H	0	0	0	0	0	0	0	0									
				1	1	0: IN,	1: OUT												
					P95F	<u> </u>	P93F	P92F	4	P90F									
		ction F035H			W	ļ		N	į	W									
					0	į	0	0	į	0									
P9FC	Port 9				İ	0: Port	i	1	0: Port	İ	0: Port								
Port 9	Function					F035H	F035H	F035H	F035H	F035H	F035H	_	—	1: SCLK1	<u> </u>	i	1: SCLK0	-	1: TXD0
	Register					İ	output or		output	output or	İ	output							
					CTS1/			CTS0 /		į									
					SCLK1 input			SCLK0 input	İ										
			PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C									
PACR	Port A	FFFF	PAIC	PAGE	FASC		V PASC	PAZC	PAIC	PAUC									
Port A	Control	F038H	0	0	0	0	0	0	0	0									
	Register						1: OUT												
			PA7F	PA6F	PA5F		PA3F	PA2F	PA1F	PA0F									
						V	V			•									
PAFC	Port A Function	on FFFF F039H	0	0	0	0	0	0	0	0									
Port A	Register		0: Port	0: Port	0: Port	Must be	0: Port	0: Port	0: Port	0: Port									
	registel		1: SCL	1: SDA/SO	1: SCK	written as 0.	1: Wake-up	1: Wake-up	1: Wake-up	1: Wake-up									
			output	output	output	İ	INT4 input	INT3 input	INT2 input	INT1 input									

Note: PA0F-PA3F must be set to 1 when INT1-INT4 are used to exit STOP mode with SYSCR2.DRVE cleared.

Open-Drain Enable Register

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			—		ODE72	ODE70	ODEA7	ODEA6	ODE93	ODE90
	0		_	_			R	W		
	Open- Drain	FFFF	_	_	0	0	0	0	0	0
ODE	Enable	F050H			P72	P70	PA7	PA6	P93	P90
	Register	1 03011			0: Push-pull	0: Push-pull	0: Push-pull	0: Push-pull	0: Push-pull	0: Push-pull
	rtegister				1: Open-	1: Open-	1: Open-	1: Open-	1: Open-	1: Open-
					drain	drain	drain	drain	drain	drain



19.2 Interrupt Controller

Interrupt Controller (1 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_		EIM01	EIM00	DM0	IL02	IL01	IL00
								W		
			_		0	0	0	0	0	0
Interrupt Mode IMC0L Control Register				Interrupt sen 00: Low leve Must be writt	el	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM0 = DMAC char	umber 0 (Softw rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)	
IMC0L	Control	FFFF E000H	15	14	13	12	11	10	9	8
	Register 0L		_	_	EIM11	EIM10	DM1	IL12	IL11	IL10
	OL.			<u> </u>	1			W		
				<u> </u>	0	0	0	0	0	0
			Interrupt sen 00: Low leve 01: High leve 10: Falling e 11: Rising ed	el el dge	DMA trigger 0: Disable 1: Enable	When DM1 = 0 Interrupt Number 1 (INT0 pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DM1 = 1 DMAC channel select 000–011: Ch. number (0–3) 100–111: Don't use.				
			23	22	21	20	19	18	17	16
			_	_	EIM21	EIM20	DM2	IL22	IL21	IL20
			_	_			R	W		
			_	_	0	0	0	0	0	0
Interrupt Mode	FFFF			00: Low leve 01: High leve 10: Falling e	Interrupt sensitivity 00: Low level 01: High level 10: Falling edge 11: Rising edge		MA When DM2 = 0 Interrupt Number 2 (INT1 pin Disable Enable 000: Interrupt disabled. 001-111: Priority level (1-7 When DM2 = 1 DMAC channel select 000-011: Ch. number (0-3) 100-111: Don't use.		1–7)	
IMC0H	Control Register	E002H	31	30	29	28	27	26	25	24
	0H				EIM31	EIM30	DM3	IL32	IL31	IL30
				<u> </u>		,	R.	W		
				00: Low leve 01: High leve 10: Falling e	0 0 Interrupt sensitivity 00: Low level 01: High level 10: Falling edge 11: Rising edge		0 0 0 When DM3 = 0 Interrupt Number 3 (INT2 pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DM3 = 1 DMAC channel select			
								i	Ch. number (0)–3)

Note1: When using INT0-INT4 to exit STOP and SLEEP modes, program their sensitivity in the IMCGA0 to IMCGA3 and IMCGB0 located within the CG. In this case, the EIMx[1:0] fields in the IMC0L, IMC0H and IMC1L have no effect, but must always be set to "high-level" (i.e., 01).

Note 2: Interrupt sensitivity must be programmed before interrupt priority levels are programmed into the ILx[2:0] field.



Interrupt Controller (2 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0				
			_	_	EIM41	EIM40	DM4	IL42	IL41	IL40				
			_	_			R	W						
		<u> </u>	_		0	0	0	0	0	0				
	Interrupt Mode IMC1L Control Register		FFFF	FFFF		FEFF			Interrupt ser 00: Low leve 01: High leve 10: Falling e	el el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM4 = DMAC char	umber 4 (INT3 rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IMC1L		FFFF E004H	15	14	13	12	11	10	9	8				
	Register	E004H		<u> </u>	EIM51	EIM50	DM5	IL52	IL51	IL50				
	1L	l t	_	_			R	W						
			_		0	0	0	0	0	0				
				00: Low leve 01: High leve 10: Falling e	Interrupt sensitivity 00: Low level 01: High level 10: Falling edge 11: Rising edge		When DM5 = 0 Interrupt Number 5 (INT4 pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DM5 = 1 DMAC channel select 000–011: Ch. number (0–3) 100–111: Don't use.							
			23	22	21	20	19	18	17	16				
			_	_	EIMA1	EIMA0	DMA	ILA2	ILA1	ILA0				
		<u> </u>	_		<u> </u>		R	/W						
		<u> </u>	_		0	0	0	0	0	0				
Interrupt Mode	FFFF			Interrupt ser 00: Low leve 01: High leve 10: Falling e 11: Rising e	el el dge	DMA trigger 0: Disable 1: Enable	•							
IMC2H	Control Register	E00AH	31	30	29	28	27	26	25	24				
	2H	[_	EIMB1	EIMB0	DMB	ILB2	ILB1	ILB0				
				<u> </u>				W	1					
		↓			0	0	0 DMA	0	0	0				
				00: Low leve 01: High leve 10: Falling e	Interrupt sensitivity 00: Low level 01: High level 10: Falling edge 11: Rising edge		When DMB = 0 Interrupt Number 11 (INT6 pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DMB = 1 DMAC channel select 000–011: Ch. number (0–3)		1–7)					



Interrupt Controller (3 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	<u> </u>	EIMC1	EIMC0	DMC	ILC2	ILC1	ILC0
		Ī	_	_			R	W		
			_	_	0	0	0	0	0	0
Interrupt Mode IMC3L Control				Interrupt sen 00: Low leve 01: High leve 10: Falling e	el el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DMC : DMAC chai	umber 12 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)	
IMC3L		FFFF E00CH	15	14	13	12	11	10	9	8
	Register 3L	200011	_	_	EIMD1	EIMD0	DMD	ILD2	ILD1	ILD0
	OL.	<u> </u>	_				R	W	•	
				<u> </u>	0	0	0	0	0	0
				Interrupt sen 00: Low leve 01: High leve 10: Falling e	el el dge	DMA trigger 0: Disable 1: Enable	When DMD = 0 Interrupt Number 13 (INT8 pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DMD = 1 DMAC channel select 000–011: Ch. number (0–3) 100–111: Don't use.			
		_	23	22	21	20	19	18	17	16
		<u> </u>	_		EIME1	EIME0	DME	ILE2	ILE1	ILE0
		<u> </u>					R	W	1	,
Interrupt Mode	FFFF			Interrupt sen 00: Low leve 01: High leve 10: Falling e	1 0 0 Interrupt sensitivity 00: Low level trigger 01: High level 0: Disable 10: Falling edge 1: Enable 11: Rising edge			0 = 0 umber 14 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0 Don't use.	1–7)	
IMC3H	Control Register	E00EH	31	30	29	28	27	26	25	24
	ЗН				EIMF1	EIMF0	DMF	ILF2	ILF1	ILF0
		[_					W	-	
					0	0	0	0	0	0
				Interrupt sensitivity 00: Low level 01: High level 10: Falling edge 11: Rising edge		DMA trigger 0: Disable 1: Enable	When DMF = 0 Interrupt Number 15 (INTA pin) 000: Interrupt disabled. 001–111: Priority level (1–7) When DMF = 1 DMAC channel select 000–011: Ch. number (0–3)			



Interrupt Controller (4 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_		EIM141	EIM140	DM14	IL142	IL141	IL140
		Ī	_	_			R	W	•	
			_	_	0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM14 DMAC chai	umber 20 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IMC5L	Control	FFFF	15	14	13	12	11	10	9	8
	Register	E014H			EIM151	EIM150	DM15	IL152	IL151	IL150
	5L		_	_			•	W	.2.0.	12.00
			_	_	0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM15 DMAC chai	umber 21 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
			23	22	21	20	19	18	17	16
			_	<u> </u>	EIM161	EIM160	DM16	IL162	IL161	IL160
		<u> </u>		<u> </u>		,		W		,
		<u> </u>			0	0	0	0	0	0
IMC5H	Interrupt Mode Control	FFFF			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM16 DMAC chai	umber 22 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IIVIOJI I	Register	E016H	31	30	29	28	27	26	25	24
	5H			_	EIM171	EIM170	DM17	IL172	IL171	IL170
			_				R	W		
					0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM17 DMAC chai	umber 23 (INT rupt disabled. Priority level (= 1	1–7)



Interrupt Controller (5 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_		EIM1C1	EIM1C0	DM1C	IL1C2	IL1C1	IL1C0
		Ī	_	_			R	W	•	
			_		0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1C DMAC chai	umber 28 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IMC7L	Control	FFFF	15	14	13	12	11	10	9	8
	Register	E01CH			EIM1D1	EIM1D0	DM1D	IL1D2	IL1D1	IL1D0
	7L		_	_			•	W		
			_	_	0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1D DMAC chai	umber 29 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
			23	22	21	20	19	18	17	16
			_		EIM1E1	EIM1E0	DM1E	IL1E2	IL1E1	IL1E0
				<u> </u>			•	W		,
					0	0	0	0	0	0
ІМС7Н	Interrupt Mode Control	FFFF			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1E DMAC chai	umber 30 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
INIOTT	Register	E01EH	31	30	29	28	27	26	25	24
	7H			_	EIM1F1	EIM1F0	DM1F	IL1F2	IL1F1	IL1F0
							R	W		
					0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1F DMAC chai	umber 31 (INT rupt disabled. Priority level (= 1	1–7)



Interrupt Controller (6 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	EIM201	EIM200	DM20	IL202	IL201	IL200
			_	_			R	W		
			_		0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Inter 001-111: When DM20 DMAC cha 000-011:	umber 32 (INT rupt disabled. Priority level (= 1	1–7)
IMC8L	Control	FFFF E020H	15	14	13	12	11	10	9	8
	Register	EUZUH	_		EIM211	EIM210	DM21	IL212	IL211	IL210
	8L		_	_			R	W		
				<u> </u>	0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Inter 001-111: When DM21 DMAC cha 000-011:	umber 33 (INT rupt disabled. Priority level (= 1	1–7)
			23	22	21	20	19	18	17	16
			_	<u> </u>	EIM221	EIM220	DM22	IL222	IL221	IL220
		<u> </u>					•	W		
		L			0	0	0	0	0	0
IMC8H	Interrupt Mode Control	FFFF			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Inter 001–111: When DM22 DMAC cha 000–011:	umber 34 (INT rupt disabled. Priority level (= 1	1–7)
IIVICON	Register	E022H	31	30	29	28	27	26	25	24
	8H				EIM231	EIM230	DM23	IL232	IL231	IL230
						_	R	W		
			_		0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Inter 001–111: When DM23 DMAC cha	umber 35 (INT rupt disabled. Priority level (= 1	1–7)



Interrupt Controller (7 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	EIM281	EIM280	DM28	IL282	IL281	IL280
			_	_			R	W		
		<u> </u>	_		0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM28 DMAC chai 000–011:	umber 40 (INT rupt disabled. Priority level (= 1	1–7)
IMCAL	Control	FFFF E028H	15	14	13	12	11	10	9	8
	Register	LUZUII	_		EIM291	EIM290	DM29	IL292	IL291	IL290
	AL		_				R	W		
			_		0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM29 DMAC chai 000–011:	umber 41 (INT rupt disabled. Priority level (= 1	1–7)
			23	22	21	20	19	18	17	16
		<u> </u>	_		EIM2A1	EIM2A0	DM2A	IL2A2	IL2A1	IL2A0
		<u> </u>						W		,
		<u> </u>			0	0	0	0	0	0
IMCAH	Interrupt Mode Control	FFFF			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM2A DMAC chai 000–011:	umber 42 (INT rupt disabled. Priority level (x = 1	1–7)
IIVICAH	Register	E02AH	31	30	29	28	27	26	25	24
	ÄH				EIM2B1	EIM2B0	DM2B	IL2B2	IL2B1	IL2B0
						_	R	W		
		[0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM2B DMAC chai	umber 43 (INT rupt disabled. Priority level (5 = 1	1–7)



Interrupt Controller (8 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	<u> </u>	EIM301	EIM300	DM30	IL302	IL301	IL300
			_				R	W		
		<u> </u>		<u> </u>	0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM30 DMAC char	umber 48 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IMCCL	Control	FFFF E030H	15	14	13	12	11	10	9	8
	Register	EUSUH			EIM311	EIM310	DM31	IL312	IL311	IL310
	CL		_	_				W		
		1	_	-	0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM31 DMAC char	umber 49 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
			23	22	21	20	19	18	17	16
			_		EIM321	EIM320	DM32	IL322	IL321	IL320
			_				R	W		
		<u> </u>			0	0	0	0	0	0
IMCCH	Interrupt Mode Control	FFFF			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM32 DMAC char	umber 50 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
	Register	E032H	31	30	29	28	27	26	25	24
	CH				EIM331	EIM330	DM33	IL332	IL331	IL330
				<u> </u>				W	1	
					0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM33 DMAC char	umber 51 (INT rupt disabled. Priority level (= 1	1–7)

TMP1941AF-269



Interrupt Controller (9 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	EIM341	EIM340	DM34	IL342	IL341	IL340
							R	W		
			_	<u> </u>	0	0	0	0	0	0
IMCDL	Interrupt Mode Control Register	FFFF E034H			Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM34 DMAC char	umber 52 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
	DL		15	14	13	12	11	10	9	8
			_							
			_	<u> </u>		,	R	w	•	
			_	<u> </u>	0	0	0	0	0	0
					Must be writt	ten as 00.	Must be written as 0.	Must be writt	en as 000.	
			23	22	21	20	19	18	17	16
			_	_	EIM361	EIM360	DM36	IL362	IL361	IL360
			_	<u> </u>			R	W	•	•
			_	_	0	0	0	0	0	0
IMCDH	Interrupt Mode Control	FFFF			Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM36 DMAC char	umber 54 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IIVIODIT	Register	E036H	31	30	29	28	27	26	25	24
	ĎН				EIM371	EIM370	DM37	IL372	IL371	IL370
			_	 				W		
			_	<u> </u>	0	0	0	0	0	0
					Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM37 DMAC char	umber 55 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)



Interrupt Controller (10 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	EIM381	EIM380	DM38	IL382	IL381	IL380
		Ī	_	_			R	W		
			_	_	0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM38 DMAC chai 000–011:	umber 56 (INT rupt disabled. Priority level (= 1	1–7)
IMCEL	Control	FFFF E038H	15	14	13	12	11	10	9	8
	Register	E036FI	_	_	EIM391	EIM390	DM39	IL392	IL391	IL390
	EL		_	_			•	W		
			_		0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM39 DMAC chai 000–011:	umber 57 (INT rupt disabled. Priority level (= 1	1–7)
			23	22	21	20	19	18	17	16
		1	_		EIM3A1	EIM3A0	DM3A	IL3A2	IL3A1	IL3A0
								<u>/W</u>		,
		<u> </u>		<u> </u>	0	0	0	0	0	0
IMCEH	Interrupt Mode Control	FFFF			Must be writ	ten as 01.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM3A DMAC chai	umber 58 (INT rupt disabled. Priority level (a = 1 nnel select Ch. number (0	1–7)
IIVIOLIT	Register	E03AH	31	30	29	28	27	26	25	24
	EH		_		EIM3B1	EIM3B0	DM3B	IL3B2	IL3B1	IL3B0
			_					W		
					0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM3E DMAC chai	umber 59 (INT rupt disabled. Priority level (S = 1	1–7)



Interrupt Controller (11 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	EIM3C1	EIM3C0	DM3C	IL3C2	IL3C1	IL3C0
		Ī	_	_			R	W		
			_	_	0	0	0	0	0	0
	Interrupt Mode				Must be writ	ten as 10.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM3C DMAC chai 000–011:	umber 60 (INT rupt disabled. Priority level (S = 1	1–7)
IMCFL	Control	FFFF	15	14	13	12	11	10	9	8
	Register	E03CH			EIM3D1	EIM3D0	DM3D	IL3D2	IL3D1	IL3D0
	FL	†	_	_		,	•	W	,	
			_	_	0	0	0	0	0	0
					Must be writ	ten as 10.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM3D DMAC chai 000–011:	umber 61 (INT rupt disabled. Priority level () = 1	1–7)
			23	22	21	20	19	18	17	16
		1	_		EIM3E1	EIM3E0	DM3E	IL3E2	IL3E1	IL3E0
			_		i	1		W		
			_	<u> </u>	0	0	0	0	0	0
IMCFH	Interrupt Mode Control	FFFF			Must be writ	ten as 10.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM3E DMAC chai	umber 62 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IIVIOI II	Register	E03EH	31	30	29	28	27	26	25	24
	FH		_		EIM3F1	EIM3F0	DM3F	IL3F2	IL3F1	IL3F0
		[_					W		
				<u> </u>	0	0	0	0	0	0
					Must be writ	ten as 10.	DMA trigger 0: Disable 1: Enable	000: Interi 001–111: When DM3F DMAC chai	umber 63 (INT upt disabled Priority level (= 1	1–7)



Interrupt Controller (12 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				. \	/RL		_		_	_
						ı	R		•	
			0	0	0	0	0	0	0	0
			Interrupt ved	ctor for the so	urce of the curi	rent interrupt]
			15	14	13	12	11	10	9	8
				•	IV	RH	•	•	IV	RL
					R	W			I	₹
			0	0	0	0	0	0	0	0
IVR	Interrupt Vector Register	FFFF E040H							Interrupt vec source of the interrupt	
			23	22	21	20	19	18	15	16
						IV	RH			
						R	W			
			0	0	0	0	0	0	0	0
			31	30	29	28	27	26	25	24
						IV	RH		•	
						R	W			
			0	0	0	0	0	0	0	0
	Interrupt		7	6	5	4	3	2	1	0
	Request	FFFF	_	_	EICLR5	EICLR4	EICLR3	EICLR2	EICLR1	EICLR0
INTCLR	Clear	E060H	_	_				V		
	Register		_							
				<u> </u>	r	VRL[9:4] value	e for an interru	pt to be cleare	ed	



19.3 Chip Select/Wait Controller

Chip Select/Wait Controller (1 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
					•		1A0			
				1 .	! .		·W	1 .		
			1	1 1	1 1	1 1	1	1	1 1	1
				ecify the addre			sked.			
				esponding add						
			15	14	13	12	11	10	9	8
				<u> </u>			1A0		<u>; </u>	
							./W			
			0	0	0	0	0	0	0	0
	Base/		Must be	Must be	Must be	Must be	Must be	Must be	Address mask	
BMA0	Mask Address	FFFF E400H	written as	written as	written as	written as	written as	written as	0: Not masked	
	Register	L40011	0.	0.	0.	0.	0. 19	0. 18	1: Masked	16
			23	22	<u> </u>		19 A0	10	1 1/ 1	10
							:/W			
			0	0	0	0	0	0	0	0
					A23-	A16 of the sta	rting address f	or CS0	•	
			31	30	29	28	27	26	25	24
					1	В	A0		· · · · · · · · · · · · · · · · · · ·	
						R	./W			
			0	0	0	0	0	0	0	0
				i		i	rting address f	1		
			7	6	5	4	3	2	1	0
						N	1A1			
				Г		R	./W	1	, <u> </u>	
			1	1	1	1	1	1	1	1
				ecify the addre			sked.			
				esponding add						
			15	14	13	12	11	10	9	8
				I	1	1	IA1			
							W			
	Base/		0	0	0	0	0	0	0	0
BMA1	Mask Address	FFFF E404H	Must be	Must be	Must be	Must be	Must be	Must be	Address mask 0: Not masked	
	Register	L40411	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	1: Masked	
	· ·		23	22	21	20	19	18	17	16
						i	A1	1 10	., ., <u>i</u>	
							W			
			0	0	0	0	0	0	0	0
				1	A23-	A16 of the sta	rting address f	or CS1		
			31	30	29	28	27	26	25	24
				•	•	В	A1	-	· .	
				1	1	•	W			
			0	0	0	0	0	0	0	0
		1			A31–	A24 of the sta	rting address f	or CS1		



Chip Select/Wait Controller (2 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
					•		1A2	•	•	
				· · · · ·		1	R/W	: .	:	
			1 Dita 0, 0 an	1 ecify the addre	1 1	1	1	1	1	1
				ecity the addre			skeu			
				esponding add						
			15	14	13	12	11	10	9	8
				1	1	N	1A2		1	ı
							R/W			
			0	0	0	0	0	0	0	0
	D /		Must be	Must be	Must be	Must be	Must be	Must be	Must be	Address
	Base/ Mask	FFFF	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	mask 0: Not
BMA2	Address	E408H	0.	0.	0.	0.	0.	0.	0.	maske
	Register	2 .00								1: Maske
			23	22	21	20	19	18	17	16
				1	1	<u>. </u>	3A2	1	1	1
						•	R/W			
			0	0	0	0	0	0	0	0
				1			rting address	:	1	1 .
			31	30	29	28	27	26	25	24
							3A2			
			0	0	1 0	F	R/W 0	i 0	0	0
			- 0	, 0			rting address		, 0	, 0
			7	6	5	4	3	2	1	0
				ı	1	ı N	MA3	•		
						F	R/W			
			1	1	1	1	1	1	1	1
				ecify the addre			sked			
				esponding add esponding add						
			15	14	13	12	11	10	9	8
				1 ''		1	1A3		<u> </u>	
							R/W			
			0	0	0	0	0	0	0	0
	Base/		Must be	Must be	Must be	Must be	Must be	Must be	Must be	Address
BMA3	Mask	FFFF	written as	written as	written as	written as	written as	written as	written as	mask
	Address	E40CH	0.	0.	0.	0.	0.	0.	0.	0: Not masked
	Register									1: Maske
			23	22	21	20	19	18	17	16
				-i	:	<u> </u>	3A3			
							R/W			
			0	0	0	0	0	0	0	0
				1	i	i	rting address	i		1
			1 21	30	29	28	27	26	25	24
			31		1				•	
			31	1 00			3A3			
			0	0	0		8A3 R/W 0	0	0	0



Chip Select/Wait Controller (3 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			В0	OM	_	B0BUS		B(OW	•
			1	N	_	İ		W		
			0	0	_	0	0	1	0	1
			Chip select of waveform 00: ROM/SR Don't use ar value.	RAM		Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) pin	states, states, states,	es 0001: 1 wait s 0011: 3 wait s 0101: 5 wait s 0111: 7 wait s s determined b	tates tates tates
			15	14	13	12	11	10	9	8
			_	<u> </u>		<u> </u>	B0E	_	BOI	RCV
			_		_	<u> </u>	W	_	•	V
			_	_	<u> </u>	<u> </u>	0	_	0	0
	Chip Select/	FFFF					CS0 enable 0: Disable 1: Enable		Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	ery time) / cycles / cycle ny cycle
B01CS	Wait	E480H	23	22	21	20	19	18	17	16
	Control		B1	OM	_	B1BUS		B	1W	
	Register		\	N	_			W		
			0	0		0	0	1	0	1
			Chip select of waveform 00: ROM/SF Don't use ar value.	RAM		Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) pin	states, 0 states, 0 states, 0	001: 1 wait sta 011: 3 wait sta 110: 5 wait sta 111: 7 wait sta s determined b	ates ates ates
			31	30	29	28	27	26	25	24
							B1E	_	B1I	RCV
				<u> </u>		<u> </u>	W			V
						<u> </u>	0		0	0
							CS1 enable 0: Disable 1: Enable		Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	ery time) / cycles / cycle ny cycle



Chip Select/Wait Controller (4 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				OM		B2BUS			2W	
				N 0		-	•	W		:
			O i 0 Chip select output waveform 00: ROM/SRAM Don't use any other value.			0 Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) pin	states, 0 states, 0 states, 0	0 es 001: 1 wait sta 011: 3 wait sta 101: 5 wait sta 111: 7 wait sta s determined b	ates ates ates
			15	14	13	12	11	10	9	8
						<u> </u>	B2E	B2M	į	RCV
				_	_		W	W	i	V
			_	_	_	-	1	0	0	0
Chip Select/	•	FFFF E484H					CS2 enable 0: Disable 1: Enable	CS2 space select 0: Whole 4-Gbyte space 1: CS space	Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	/ cycles / cycle ny cycle
B23CS	Control	2 10 111	23	22	21	20	19	18	17	16
	Register		ВЗОМ	_	_	B3BUS		B	3W	i
			W	_	_		•	W		
			0	0		0	0	1	0	1
			waveform 00: ROM/SR Don't use ar value.			width 0: 16-bit 1: 8-bit	pin	states, 0 states, 0 states, 0	001: 1 wait sta 011: 3 wait sta 101: 5 wait sta 111: 7 wait sta s determined b	ates ates ates
			31	30	29	28	27	26	25	24
			- 01	30	20	+	-	20	ļ	RCV
			_			 	B3E W		:	V V
						 	0	_	0	0
							CS3 enable 0: Disable 1: Enable		Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't us	/ cycles / cycle ny cycle
			7	6	5	4	3	2	1	0
			BE	XOM	_	BEXBUS		ВЕ	XW	
				V 0	<u> </u>	-	-	W		1
	Chip Select/	FFFF	0 Chip select of waveform 00: ROM/SR Don't use an value.		<u> </u>	Data bus width 0: 16-bit 1: 8-bit	0000-0111: 1111: (1+N) pin	1 hber of wait cy 0-7 wait state wait states, as	es s determined b	y the WAIT
BEXCS	Wait	E488H	15	14	13	12	11	10	9	8
	Control Register					-	 		<u> </u>	RCV
	เรียงเลเลเ		_	_	<u> </u>	-	-	_	1	V
			_	<u> </u>	_	 	 		0	0
									Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	/ cycles / cycle ny cycle



19.4 Clock Generator (CG)

Clock Generator (1 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
				1			W	•		1
			1	0	1	0	0	0	0	0
			High-speed	Low-speed	High-speed	Low-speed	Clock select	Oscillator	Prescaler clo	ck select
			oscillator	oscillator	oscillator	oscillator	after exiting	warm-up		
				į	, -	after exiting	STOP mode	• '	00: fperiph/4	
	0			İ	STOP mode	STOP mode	İ	(WUP) timer	01: fperiph/2	
	System Clock	FFFF	0. Di	0. Dibl-	0. Dibl-	0. Di	O. Illiah	Oit	10: fperiph	
SYSCR0	Control	EE00H	0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable	0: High-	On writes: 0: Don't-	11: Reserved	
	Register 0	LLOOIT	i. Ellable	i. Ellable	1. Enable	i. Eliable	speed 1: Low-	care	ļ	
	rtogiotor o			İ	ļ	İ	speed	1: Start	ļ	
					ļ		speed	WUP	ļ	
				į		į			İ	
								On reads:		
				•				0: Expired		
								1: Not		
								expired		
					SYSCK	FPSEL	DFOSC		GEAR1	GEAR0
			_			R/W				W
					0 System	0 fporinh	0 High-speed	<u> </u>	1 High apped a	1
	System				System clock (fsys)	fperiph select	Hign-speed oscillator		High-speed c	iock (ic) gear
	Clock	FFFF			select	Select	frequency		Select	
SYSCR1	Control	EE01H			301001		divide factor		00: fc	
	Register 1				0: High-				01: fc/2	
						0: fgear	0: Divide-by-		10: fc/4	
				į	(fgear)	1: fc	2		11: fc/8	
				İ	1: Low-	İ	1: Divide-by-			
				!	speed (fs)		1			•
			DRVOSCH	DRVOSCL	WUPT1	WUPT0	STBY1	STBY0	 	DRVE
			R/W	R/W	R/W 1	R/W	R/W	R/W		R/W
			0	0 Low-speed	i	0	1 Ctondby mod	1	- -	0 1: Pins are
	System		High-speed oscillator	oscillator	Oscillator wa	rm-up time Standby mo		ie seieci		driven in
SYSCR2	Clock	FFFF	drive	drive	00: Reserved	ı	00: Reserved			STOP
	Control	EE02H	capability	capability	01: 28/input fi		01: STOP mo			mode.
	Register 2		0: High	0: High	10: 2 ¹⁴ /input		10: SLEEP mode 11: IDLE mode			0: Pins are
			1: Low	1: Low	11: 2 ¹⁶ /input					not driven
					· '	. ,				in STOP
									<u> </u>	mode.
				SCOSEL		ALESEL			LUPFG	LUPTM
				R/W	<u> </u>	R/W	<u> </u>		R/	
	System		_	0	 	1	 	 	0	0
SYSCR3	Clock	FFFF		SCOUT		ALE output			PLL lock	PLL lock
SIJORJ	Control	EE03H		output		width select			0: Locked 1: Unlocked	time select
	Register 3			select		0: fsys × 0.5			i. Uniocked	o: 2 7/input frequency
				0: fs	1	1: fsys × 0.5	1	İ		1: 2 ¹² /input
				1: fsys		,5 /				frequency
				_	_	—	_	_	ADCCK1	ADCCK0
			_	_		_			R/W	R/W
	ADC		_						0	0
4565	Conversion	FFFF		<u> </u>		<u> </u>		•	ADC convers	sion clock
ADCCLK	Clock	EE04H							(fadc) select	
	Register								00: fsys/2	
	•				į	İ	į		01: fsys/4	
									10: fsys/8	2
		l		i	<u> </u>	i	<u> </u>	<u> </u>	11: Don't use	



Clock Generator (2 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
					EMCG01	EMCG00				INT0EN
			_	i –	R/	W	_	_	_	R/W
	Interrupt		I	_	1	0	_	_	_	0
IMCGA0	CG Control	FFFF		İ	Wake-up IN7	0 sensitivity				INT0
IIVICGAU	Register	EE10H		1	00: Low leve	l ·		•		enable
	A0			1	01: High leve	el		•		•
				ļ	10: Falling ed	dge		į	İ	0: Disable
				į	11: Rising ed	lge		į		1: Enable
			_	_	EMCG11	EMCG10	_	-	_	INT1EN
				<u> </u>		W	_	_	_	R/W
	Interrupt		_	<u> </u>	1	0		<u> </u>		0
	CG Control	FFFF		1	Wake-up IN7					INT1
IMCGA1	Register	EE11H		ļ	00: Low leve	•		į		enable
	A1			İ	01: High leve					Chable
				ļ	10: Falling ed					0: Disable
				1	11: Rising ed			•		1: Enable
			_	_	EMCG21	EMCG20	_	_	_	INT2EN
						W				R/W
	Interrupt				1	0		 	i — I —	0
	CG Control	FFFF	_	<u> </u>		•		! -	 -	1
IMCGA2	Register	EE12H			Wake-up INT	•		•	İ	INT2
	Register A2	EEIZH			00: Low leve				İ	enable
	AZ				01: High leve					O. D:
					10: Falling ed			1	}	0: Disable
				-	11: Rising ed				<u>:</u>	1: Enable
					EMCG31	EMCG30		- -	<u> </u>	 -
				<u> </u>	<u> </u>	_	_	<u> </u>		<u> </u>
	Interrupt				1	0		<u> </u>		0
IMCGA3	CG Control	FFFF		ļ	Wake-up IN7	•		•	ļ	INT3
	Register	EE13H		į	00: Low leve			į		enable
	A3			1	01: High leve			•		
				1	10: Falling ed	dge			•	0: Disable
					11: Rising ed	lge				1: Enable
			_	l —	EMCG41	EMCG40	_	i —	l —	<u> </u>
			_	_	_	_	_	_	_	
	Interrupt		_	_	1	0	_	i —	_	0
1140000	CG Control	FFFF			Wake-up IN7	4 sensitivity				INT4
IMCGB0	Register	EE14H		ļ	00: Low leve	•		İ	ļ	enable
	B0			į.	01: High leve					
				1	10: Falling ed			•		0: Disable
					11: Rising ed			•		1: Enable
					_	_	_	_	_	<u> </u>
	Interrupt		_	<u> </u>	<u> </u>	_	_	!	_	<u> </u>
	CG Control	FFFF	_		1	0	_	<u> </u>		0
IMCGB1	Register	EE15H		t	Must be writt				<u> </u>	Must be
	B1			İ	Widst be witt	en as io.				written as
	٥,									0.
				 	+	 		+		0.
					 			 	 	
	Interrupt				 	_		 	-	
IMCGB2	CG Control	FFFF			1	0		 	<u> </u>	0
	Register	EE16H			Must be writt	en as 10.			İ	Must be
	B2								İ	written as
								<u> </u>		0.
					EMCG71	EMCG72	_			INTRTCEN
		i			- R/	W			<u>i</u>	R/W
				[1	0	_	_		0
	Interrupt		_	. —	; '			•	!	INTRTC
IMOODO	Interrupt CG Control	FFFF			Must be writt	en as 11.		1		
IMCGB3		FFFF EE17H				en as 11.				enable
IMCGB3	CG Control		_	_		en as 11.				enable
IMCGB3	CG Control Register		_			en as 11.				enable 0:Disable
IMCGB3	CG Control Register					en as 11.				
IMCGB3	CG Control Register					en as 11.		ICRCG2	ICRCG1	0:Disable 1: Enable
IMCGB3	CG Control Register		_			en as 11.		ICRCG2	ICRCG1	0:Disable 1: Enable
IMCGB3	CG Control Register				Must be writt			_	W	0:Disable 1: Enable ICRCG0
IMCGB3	CG Control Register					en as 11.		 0	W 0	0:Disable
IMCGB3	CG Control Register B3				Must be writt			0 Clear interru	W 0 pt request	0:Disable 1: Enable ICRCG0 — 0
	CG Control Register B3				Must be writt			0 Clear interru (Only when i	W 0 pt request relevant interr	0:Disable 1: Enable ICRCG0 — 0
IMCGB3	CG Control Register B3	EE17H			Must be writt			0 Clear interru (Only when i	W 0 pt request relevant interr	0:Disable 1: Enable ICRCG0 — 0
	CG Control Register B3 Interrupt Request	EE17H			Must be writt			O Clear interru (Only when i programmed STOP/SLEE	W 0 pt request relevant interr I to be used to P mode.)	0:Disable 1: Enable ICRCG0 — 0
	CG Control Register B3 Interrupt Request Clear	EE17H			Must be writt			O Clear interru (Only when I programmed STOP/SLEE 000: INT0	W 0 pt request relevant interr to be used to P mode.) 100: INT4	0:Disable 1: Enable ICRCG0 0 upts are
	CG Control Register B3 Interrupt Request Clear	EE17H			Must be writt			O Clear interru (Only when i programmed STOP/SLEE	W 0 pt request relevant interr I to be used to P mode.)	0:Disable 1: Enable ICRCG0 0 upts are 0 exit



19.5 DMA Controller (DMAC)

DMA Controller (1 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
						R	2/W			
			0	0	0	0	0	0	0	0
			address count (bits 8	Destination (I/O) 0: Memory 1: I/O	Destination a count 00: Increme 01: Decreme 1x: Fixed	nted	Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits		Device port s 0x: 32 bits 10: 16 bits 11: 8 bits	size
			15	14	13	12	11	10	9	8
			_	ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
						R	2/W	_		
			0	0	0	0	0	0	0	0
CCR0 DMA Channel Control Register 0	FFFF E200H	Must be written as 0.	External request mode 1: External transfer request 0: Internal transfer request	Must be written as 0.	Must be written as 1.	Snoop request 0: Disabled 1: Enabled	Bus release request enable 0: Disabled 1: Enabled	Source (I/O) 0: Memory 1: I/O	Source address count (bits to the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec	
			23	22	21	20	19	18	17	16
			NIEn	AblEn	_	_	_	_	Big	_
					,		2/W			
			1	1	1	0	0	0	1	0
				Abnormal termination interrupt enable 0: Disabled 1: Enabled	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.
			31	30	29	28	27	26	25	24
			Str	_	_	_	_	_	_	_
			W							W
			0	0	0	0	0	0	0	0
			1: Channel 0 start							Must be written as 0.



DMA Controller (2 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0	
			_	_	_	_	_	—	_	_	
									R/W		
			0	0	0	0	0	0	0	0	
								Must be written as 0.	Must be written as 0.	Must be written as 0.	
			15	14	13	12	11	10	9	8	
			_	_	_	_	_	_	_		
			_	_	_	_	_	_	_		
			0	0	0	0	0	0	0	0	
	DMA			_			_		_		
CSR0	Channel		23	22	21	20	19	18	17	16	
	Status Register 0	E204H	NC	AbC	_	BES	BED	Conf	_	_	
	Negistei 0		R/W				R		_		
			0	0	0	0	0	0	0	0	
			1: Normal completion status flag		Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error			
			31	30	29	28	27	26	25	24	
			Act	_	_	_	_	_	_	-	
			R	_	_						
			0	0	0	0	0	0	0	0	
			1: Channel 0 active								



DMA Controller (3 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0			
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0			
						R/ Unde							
			15	14	13	12	11	10	9	8			
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr8			
				•	•	R/			•				
	DMA Source	FFFF		i	i		fined		ı				
SAR0	Address	E208H	23	22	21	20	19	18	17	16			
	Register 0		SAddr23	SAddr22	SAddr21	SAddr20	SAddr19	SAddr18	SAddr17	SAddr16			
							W fined						
			31	30	29	28	27	26	25	24			
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr24			
				R/W									
					<u> </u>	Unde							
			7	6	5	4	3	2	1	0			
			DAddr7	DAddr6	DAddr5	DAddr4 R/	DAddr3	DAddr2	DAddr1	DAddr0			
							fined						
			15	14	13	12	11	10	9	8			
			DAddr15	DAddr14	DAddr13	DAddr12	DAddr11	DAddr10	DAddr9	DAddr8			
	DMA					R/							
DAR0	Destination Address	ress E20CH	23	22	21	Unde 20	19	18	17	16			
	Register 0		DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr16			
			D/ (ddi20	RW									
				ı	ı	Unde			ı				
			31	30	29	28	27	26	25	24			
			DAddr31	DAddr30	DAddr29	DAddr28 R/	DAddr27	DAddr26	DAddr25	DAddr24			
							fined						
			7	6	5	4	3	2	1	0			
			BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0			
						R/	W fined						
			15	14	13	12	11	10	9	8			
			BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8			
	DMA		2010		2010	R/		D010	, 500	200			
BCR0	Byte Count	FFFF		ī	ī		fined		ı				
	Register 0	E210H	23	22	21	20	19	18	17	16			
			BC23	BC22	BC21	BC20 R/	BC19	BC18	BC17	BC16			
							fined						
			31	30	29	28	27	26	25	24			
			_	_	_	_	_	_	_	_			
		I	0	0	0	0	0	0	0	0			



DMA Controller (4 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	DACM2	DACM1	DACM0	SACM2	SACM1	SACM0
			_	_			R	W		
			0	0	0	0	0	0	0	0
DMA				Bit position at which destination addresses are counted are counted are counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted on the counted o						
DTCR0	Transfer Control	FFFF E218H	15	14	13	12	11	10	9	8
	Register 0	221011	_		_	_	_	_	_	
			0	0	0	0	0	0	0	0
			23	22	21	20	19	18	17	16
			_	_	_	_	_	_	_	_
			0	0	0	0	0	0	0	0
			31	30	29	28	27	26	25	24
			_	_	_	_	_	_	_	_
					! .	! .	! .	<u> </u>	! .	! .
			0	0	0	0	0	0	0	0



DMA Controller (5 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
						R	W			
			0	0	0	0	0	0	0	0
		Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed	Destination (I/O) 0: Memory 1: I/O	Destination a 00: Incremen 01: Decreme 1x: Fixed		Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits		Device port s 0x: 32 bits 10: 16 bits 11: 8 bits	ize	
			15	14	13	12	11	10	9	8
				ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
					-	R	W			
			0	0	0	0	0	0	0	0
CCR1	DMA Channel Control Register 1	FFFF E220H	Must be written as 0.	External request mode 1: External 0: Internal	Must be written as 0.	Must be written as 1.	1: Enabled	Bus release request enable 0: Disabled 1: Enabled	Source (I/O) 0: Memory 1: I/O	Source address count (bits & 7) 00: Inc 01: Dec 1x: Fixed
			23	22	21	20	19	18	17	16
			NIEn	AblEn	_	_	_	_	Big	_
					•	R/	W			
			1	1	1	0	0	0	1	0
				Abnormal termination interrupt enable 0: Disabled 1: Enabled	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as (
			31	30	29	28	27	26	25	24
			Str			_				_
			W							W
			0	0	0	0	0	0	0	0
			1: Channel 1 start							Must be written as (



DMA Controller (6 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_		_	_	_		
									R/W	
			0	0	0	0	0	0	0	0
									written as	Must be written as 0.
			15	14	13	12	11	10	9	8
			_	_	_	_		_	_	
			_	_						<u> </u>
			0	0	0	0	0	0	0	0
	DMA						ļ			
	Channel	FFFF	23	22	21	20	19	18	17	16
CSR1	Status	E224H	NC	AbC	_	BES	BED	Conf	_	
	Register 1			R/W			R		<u></u>	
			0	0	0	0	0	0	0	0
			1: Normal termination status flag		Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
			31	30	29	28	27	26	25	24
			Act	_	_	_	_	_	_	_
			R					_		
			0	0	0	0	0	0	0	0
			1: Channel 1 active							



DMA Controller (7 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
						R/ Unde				
			15	14	13	12	11	10	9	8
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr8
				•		R/				
	DMA Source	FFFF		i	i	i	fined	1	i	1
SAR1	Address	E228H	23	22	21	20	19	18	17	16
	Register 1		SAddr23	SAddr22	SAddr21	SAddr20	SAddr19	SAddr18	SAddr17	SAddr16
							W fined			
			31	30	29	28	27	26	25	24
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr24
				•	•	R/				•
					!	Unde			!	!
			7	6	5	4	3	2	1	0
			DAddr7	DAddr6	DAddr5	DAddr4 R/	DAddr3	DAddr2	DAddr1	DAddr0
							fined			
			15	14	13	12	11	10	9	8
			DAddr15	DAddr14	DAddr13	DAddr12	DAddr11	DAddr10	DAddr9	DAddr8
	DMA	FFFF				R/				
DAR1	Destination Address	E22CH	22	20	04	Unde		40	47	10
	Register 1		23 DAddr23	22 DAddr22	21 DAddr21	20 DAddr20	19 DAddr19	18 DAddr18	17 DAddr17	16 DAddr16
			DAddi23	DAUUIZZ	DAUGIZI	R/	•	DAUGITO	DAUGIT	DAddire
					1	Unde	fined			
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr24
						R/ Unde				
			7	6	5	4	3	2	1	0
			BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
						R/				
			4.5	4.4	40	Unde	i	40	0	0
			15	14	13	12	11	10	9	8
			BC15	BC14	BC13	BC12 R/	BC11 W	BC10	BC9	BC8
BCR1	DMA Byte Count	FFFF E230H		_			fined			
DOIL	Register 1	L23011	23	22	21	20	19	18	17	16
			BC23	BC22	BC21	BC20	BC19	BC18	BC17	BC16
						R/ Unde	W fined			
			31	30	29	28	27	26	25	24
				_	_	_		_	_	
						_	_			
			0	0	0	0	0	0	0	0



DMA Controller (8 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	DACM2	DACM1	DACM0	SACM2	SACM1	SACM0
			_				R	W		_
			0	0	0	0	0	0	0	0
	DMA	FFFF			Bit position a addresses a 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve 111: Reserve	ed ed	ation	Bit position a are counted 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve 111: Reserve	ed	e addresses
DTCR1	Transfer Control	E238H	15	14	13	12	11	10	9	8
	Register 1		_	_	_		_	_	_	
			0	0	0	-		! 0	0	0
		ŀ		•	 		•			<u> </u>
			23	22	21	20	19	18	17	16
			_				_			
						_	_			
			0	0	0	0	0	0	0	0
			31	30	29	28	27	26	25	24
			_		_		_	_	_	_
				1	1	_		•	1	1
			0	0	0	0	0	0	0	0



DMA Controller (9 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
						R	W			
			0	0	0	0	0	0	0	0
			Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed	Destination (I/O) 0: Memory 1: I/O	Destination a count 00: Incremer 01: Decreme 1x: Fixed	nted	Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits	3	Device ports 0x: 32 bits 10: 16 bits 11: 8 bits	size
			15	14	13	12	11	10	9	8
			_	ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
				-		R	W			
			0	0	0	0	0	0	0	0
CCR2	DMA Channel Control Register 2	FFFF E240H	Must be written as 0.	External request mode 1: External transfer request 0: Internal transfer request	Must be written as 0.	Must be written as 1.	Snoop request 0: Disabled 1: Enabled	Bus release request enable 0: Disabled 1: Enabled	Source (I/O) 0: Memory 1: I/O	Source address count (bits 8 & 7) 00: Incre- mente 01: Decre mente 1x: Fixed
			23	22	21	20	19	18	17	16
			NIEn	AblEn	—	_	_	_	Big	—
						R	W			
			1	1	1	0	0	0	1	0
			Normal completion interrupt enable 0: Disabled 1: Enabled	Abnormal termination interrupt enable 0: Disabled 1: Enabled	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.
			31	30	29	28	27	26	25	24
			Str		_	_	_	_	_	
			W		_	_	_	_		W
			0	0	0	0	0	0	0	0
			1: Channel 2 start							Must be written as 0.



DMA Controller (10 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				—	_	_	_	—	_	_
			_	_	_	_	_		R/W	
			0	0	0	0	0	0	0	0
								Must be written as 0.	Must be written as 0.	Must be written as 0.
			15	14	13	12	11	10	9	8
			_				_		_	_
				_					_	
			0	0	0	0	0	0	0	0
CSR2	DMA Channel	FFFF	23	22	21	20	19	18	17	16
	Status Register 2	E244H	NC	AbC	_	BES	BED	Conf	_	_
	Register 2			R/W			R		_	<u> </u>
			0	0	0	0	0	0	0	0
			1: Normal completion status flag	termination	Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
			31	30	29	28	27	26	25	24
			Act	<u> </u>	_	_	<u> </u>	_	_	_
			R	_	_	_	_	_	_	_
			0	0	0	0	0	0	0	0
			1: Channel 2 active							



DMA Controller (11 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
							W			
			15	14	13	12	fined 11	10	9	8
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr8
			SAUUITS	i SAddi 14	i SAddi 13	•	W SAUGITI	SAUUITU	SAddis	SAuuro
	DMA						fined			
SAR2	Source Address	FFFF E248H	23	22	21	20	19	18	17	16
	Register 2	L24011	SAddr23	SAddr22	SAddr21	SAddr20	SAddr19	SAddr18	SAddr17	SAddr1
						R				
						1	fined			
			31	30	29	28	27	26	25	24
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27 W	SAddr26	SAddr25	SAddr2
							efined			
			7	6	5	4	3	2	1	0
			DAddr7	DAddr6	DAddr5	DAddr4	DAddr3	DAddr2	DAddr1	DAddr
			2710077	27.144.15	27.144.10		W	27100.2	27100.1	2710011
				1	1	Unde	fined		Г	1
			15	14	13	12	11	10	9	8
			DAddr15	DAddr14	DAddr13	DAddr12	DAddr11	DAddr10	DAddr9	DAddr
	DMA Destination	FFFF					W fined			
DAR2	Address	E24CH	23	22	21	20	19	18	17	16
	Register 2		DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr1
				1	1	•	W		1 = 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
				·	·	i	efined		ı	<u>I</u>
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr2
							W fined			
			7	6	5	4	3	2	1	0
			BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
				•	•	•	W		•	
							fined		<u> </u>	! _
			15	14	13	12	11	10	9	8
			BC15	BC14	BC13	BC12	BC11 W	BC10	BC9	BC8
	DMA	FFFF					efined			
BCR2	Byte Count Register 2	E250H	23	22	21	20	19	18	17	16
	- 3 2		BC23	BC22	BC21	BC20	BC19	BC18	BC17	BC16
						R/	W			
			<u> </u>			ı	fined	0.5	0-	
			31	30	29	28	27	26	25	24
				<u> </u>	<u> </u>		<u> </u>		<u> </u>	<u> </u>
			0	0	0	0	0	0	0	0



DMA Controller (12 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0	
			_	_	DACM2	DACM1	DACM0	SACM2	SACM1	SACM0	
		Ī	_	_			R	W			
			0	0	0	0	0	0	0	0	
	DMA				Bit position a addresses a 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reservi	ed ed	aation	Bit position a are counted 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 111: Reserve	ed	e addresse:	
DTCR2	Transfer Control	FFFF E258H	15	14	13	12	11	10	8		
	Register 2		_						_		
		-	0	0	0	0	0	0	0		
			23	22	21	20	19	18	17	16	
			_	_	_	-	_	_	_	<u> </u>	
		<u> </u>				_	_				
		_	0	0	0	0	0	0	0		
			31	30	29	28	27	26	25	24	
			_	_	_	_	_				
		-	0	0	0	0		0	0	0	



DMA Controller (13 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
		FFFF	SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
		E260H				R	W			
			0	0	0	0	0	0	0	0
			Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed	Destination (I/O) 0: Memory 1: I/O	Destination a count 00: Increme 01: Decreme 1x: Fixed	nted	Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits		Device port s 0x: 32 bits 10: 16 bits 11: 8 bits	size
			15	14	13	12	11	10	9	8
			_	ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
						R	W			
			0	0	0	0	0	0	0	0
CCR3	DMA Channel Control Register 3		Must be written as 0.	External request mode 1: External transfer request 0: Internal transfer request	Must be written as 0.	Must be written as 1.	Snoop request 0: Disabled 1: Enabled	Bus release request enable 0: Disabled 1: Enabled	Source (I/O) 0: Memory 1: I/O	Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed
			23	22	21	20	19	18	17	16
			NIEn	AblEn	_	_	_	_	Big	
					1	R	W	•		
			1	1	1	0	0	0	1	0
			Normal completion interrupt enable 0: Disabled 1: Enabled	Abnormal termination interrupt enable 0: Disabled 1: Enabled	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.
			31	30	29	28	27	26	25	24
			Str							
			W							W
			0	0	0	0	0	0	0	0
			1: Channel 3 start							Must be written as 0.



DMA Controller (14 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				—	_	_	<u> </u>	—	_	_
			_	_	_	_	_		R/W	
			0	0	0	0	0	0	0	0
								Must be written as 0.	Must be written as 0.	Must be written as 0.
			15	14	13	12	11	10	9	8
					_				_	_
				_				—	_	_
			0	0	0	0	0	0	0	0
CSR3	DMA Channel	FFFF	23	22	21	20	19	18	17	16
	Status Register 3	E264H	NC	AbC	_	BES	BED	Conf	_	_
	Register 3			R/W			R		_	_
			0	0	0	0	0	0	0	0
			1: Normal termination status flag		Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
			31	30	29	28	27	26	25	24
			Act	<u> </u>		_	<u> </u>	_	_	_
			R	_				_	_	_
			0	0	0	0	0	0	0	0
			1: Channel 3 active							



DMA Controller (15 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
						R/				
			15	14	13	12	fined 11	10	9	8
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr8
			SAddi 13	i SAddi 14	. SAudi 13	•	W	SAUGITO	i SAddia	SAddio
	DMA						efined			
SAR3	Source Address	FFFF E268H	23	22	21	20	19	18	17	16
	Register 3	LZOOIT	SAddr23	SAddr22	SAddr21	SAddr20	SAddr19	SAddr18	SAddr17	SAddr16
						R/				
			0.4			1	fined		0.5	0.4
			31	30	29	28	27	26	25	24
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr2
							efined			
			7	6	5	4	3	2	1	0
			DAddr7	DAddr6	DAddr5	DAddr4	DAddr3	DAddr2	DAddr1	DAddr0
						R/				
				1	ł	!	fined		_	_
			15	14	13	12	11	10	9	8
	D144		DAddr15	DAddr14	DAddr13	DAddr12	DAddr11 W	DAddr10	DAddr9	DAddr8
D.1.D.0	DMA Destination	FFFF					efined			
DAR3	Address	E26CH	23	22	21	20	19	18	17	16
	Register 3		DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr1
						R/				
			24	20	20	i	fined	200	25	0.4
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28 R/	DAddr27 W	DAddr26	DAddr25	DAddr24
							efined			
			7	6	5	4	3	2	1	0
			BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
							W			
			15	14	13	12	fined 11	10	9	8
			BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8
	5144		DO 10	1 0014	1 0010	R/		DO10	1 500	<u> </u>
BCR3	DMA Byte Count	FFFF		-		Unde	fined		<u> </u>	
	Register 3	E270H	23	22	21	20	19	18	17	16
			BC23	BC22	BC21	BC20	BC19	BC18	BC17	BC16
						R/ Unde	W efined			
			31	30	29	28	27	26	25	24
				_		_				
				1	1		<u> </u>		1	
			0	0	0	0	0	0	0	0



DMA Controller (16 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
					DACM2	DACM1	DACM0	SACM2	SACM1	SACM0
			0	0	0	0	0	W 0	0	0
	DMA		-	-		at which desting re counted ed		•	at which source	
DTCR3	Transfer Control	FFFF E278H	15	14	13	12	11	10	9	8
	Register 3	LZ/OII	_	_	_	_	_		_	<u> </u>
			0	0	0	-		0	0	0
			23	22	21	20	19	18	17	16
			_	_	_	_	_	_	 	
			_			-	_			! -
			0	0	0	0	0	0	0	0
			31	30	29	28	27	26	25 —	24
					! —	. –	_	. –	. –	! —
			0	0	0	0	0	0	0	0
			7	6	5	4	3	2	1	0
				<u> </u>						<u> </u>
			0	0	0	0	0	0	0	0
			15	14	13	12	11	10	9	8
			_	_						
			0	0	0	0	0	0	0	0
202	DMA	FFFF	23	22	21	20	19	18	17	16
DCR	Control Register	E280H	_	_	_	_	_		_	_
				<u> </u>	0	<u> </u>	0	<u> </u>	0	<u> </u>
			31	30	29	28	27	26	25	24
			Rst	_	_	_		_	_	
			W	_	_	_	_	_	_	
			0 1: DMAC software reset	0	0	0	0	0	0	0
			7	6	5	4	3	2	1	0
			DOT7	DOT6	DOT5	DOT4	DOT3	DOT2	DOT1	DOT0
							/W efined			
			15	14	13	12	11	10	9	8
			DOT15	DOT14	DOT13	DOT12	DOT11	DOT10	DOT9	DOT8
	DMA Data	FFFF					/W efined			
DHR	Holding	E28CH	23	22	21	20	19	18	17	16
	Register		DOT23	DOT22	DOT21	DOT20	DOT19	DOT18	DOT17	DOT16
						R	/W efined			
			31	30	29	28	27	26	25	24
			DOT31	DOT30	DOT29	DOT28	DOT27	DOT26	DOT25	DOT24
						R	W			
						Unde	efined			



19.6 8-Bit Timers (TMRAs)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE	_	_	_	I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W		_	_	ļ	R/	W	
	TMRA01		0		_	_	0	0	0	0
TA01RUN	Run	FFFF	Double				IDLE	Prescalar	Run/Stop Co	ontrol
1710111011	Register	F100H	Buffering				0: Off	Run/Stop	0: Stop & cle	ar
	. tog.oto.		0: Disable				1: On	Control	1: Run	
			1: Enable				-	0: Stop		
								1: Run		
			TA2RDE		_		I2TA23	TA23PRUN	TA3RUN	TA2RUN
			R/W	_	_	_	<u> </u>	R/	W	
	TMRA23		0	_	_	_	0	0	0	0
TA23RUN	Run	FFFF	Double				IDLE	Prescalar	Run/Stop Co	ontrol
TAZSKON	Register	F108H	Buffering	ļ			0: Off	Run/Stop	0: Stop & cle	ar
	rtogiotoi		0: Disable	İ			1: On	Control	1: Run	
			1: Enable					0: Stop		
				į	ļ		ļ	1: Run		
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
				:			W			:
	TMRA01		0	0	0	0	0	0	0	0
TA01MOD	Mode	FFFF	Operating m		PWM period		TMRA1 clock		TMRA0 cloc	
	Register	F104H	00: 8-bit inte		00: Reserved	t	00: TA0TRG		00: TA0IN in	put
			01: 16-bit int		01: 2 ⁶ -1		01: φT1		01: φT1	
			10: 8-bit PP		10: 2 ⁷ -1 11: 2 ⁸ -1		10: φT16		10: φT4	
			11: 8-bit PW		+	5144400	11: φT256	T10011/0	11: φT16	T4001160
			TA23M1	TA23M0	PWM21	PWM20 R	TA3CLK1 /W	TA3CLK0	TA2CLK1	TA2CLK0
	T. 15 1 00		0	0	0	0	0	0	0	0
TA23MOD	TMRA23 Mode	FFFF	Operating m	ode	PWM period		TMRA3 clock	source	TMRA2 cloc	k source
1 AZ3IVIOD	Register	F10CH	00: 8-bit inte		00: Reserved	d	00: TA2TRG		00: TA2IN in	put pin
	Register		01: 16-bit in	terval timer	01: 2 ⁶ -1		01: φΤ1		01: φΤ1	
			10: 8-bit PP	G	10: 2 ⁷ -1		10: φT16		10: φΤ4	
			11: 8-bit PW	'M	11: 2 ⁸ -1		11: φT256		11: φT16	
			_	_	_	_	TAFF1C1	TAFF1C0	TAFF1IE	TAFF1IS
					_		ļ	R/	W	
	TMRA01				_		1	1	0	0
	Timer Flip-						00: Toggles		TA1FF	TA1FF
TA1FFCR	Flop	FFFF			į		(software		toggle	toggle
	Control	F105H					01: Sets TA1		enable	trigger
	Register						10: Clears T		0: Disable	0: TMRA0
							11: Don't-car		1: Enable	1: TMRA1
							This field is a as 11.	ilways read		
				<u>. </u>	1			TAFF3C0	TAFFOIF	TAFFOIC
			_		 	_	TAFF3C1	17111000	TAFF3IE W	TAFF3IS
				<u> </u>	<u> </u>		1	1 R/	0	0
		1		- -		_	00: Toggles		TA3FF	TA3FF
	TMRA23			!			LUO. LUUUURS			INSIF
	Timer Flip-	FFFF							!	trigger
TA3FFCR	Timer Flip- Flop	FFFF F10DH					(software	toggle).	toggle	trigger 0: TMRA2
TA3FFCR	Timer Flip- Flop Control						(software 01: Sets TA3	toggle). FF to 1	toggle enable	0: TMRA2
TA3FFCR	Timer Flip- Flop						(software	toggle). FF to 1 A3FF to 0	toggle	
TA3FFCR	Timer Flip- Flop Control						(software 01: Sets TA3 10: Clears T	e toggle). SFF to 1 A3FF to 0 e	toggle enable 0: Disable	0: TMRA2



19.7 16-Bit Timer/Event Counters (TMRBs)

16-Bit Timer Control (1 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_		_	I2TB0	TB0PRUN	_	TB0RUN
			R	W	_	_	R/	W	_	R/W
	TMRB0		0	0	_	_	0	0	_	0
TB0RUN	Run	FFFF	Double	Must be	}		IDLE	Prescalar		Run/Stop
IBONON	Register	F180H	Buffering	written as	ļ		0: Off	Run/Stop	<u> </u>	Control
	rtogiotoi		0: Disable	0.	1	1	1: On	Control		0: Stop &
			1: Enable		ļ			0: Stop		clear
								1: Run	İ	1: Run
			TB1RDE	<u> </u>	ļ —	-	I2TB1	TB1PRUN	_	TB1RUN
			R	W	_	_	R/	W	_	R/W
	TMRB1		0	0	_	_	0	0	—	0
TB1RUN	Run	FFFF	Double	Must be	-	1	IDLE	Prescalar		Run/Stop
IBINON	Register	F190H	Buffering	written as	ļ		0: Off	Run/Stop		Control
	rtogiotoi		0: Disable	0.		1	1: On	Control	İ	0: Stop &
			1: Enable		1	1		0: Stop	İ	clear
						<u> </u>		1: Run		1: Run
			TB2RDE				I2TB2	TB2PRUN		TB2RUN
			R	W			R/	W		R/W
	TMRB2		0	0		<u> </u>	0	0		0
TB2RUN	Run	FFFF	Double	Must be			IDLE	Prescalar	İ	Run/Stop
. 52.10.1	Register	F1A0H	Buffering	written as	1	l	0: Off	Run/Stop	İ	Control
	. regioner		0: Disable	0.	į		1: On	Control		
			1: Enable	İ	į			0: Stop	İ	i
								1: Run		
			TB3RDE	<u> </u>			I2TB3	TB3PRUN		
				w	<u> </u>			W		
	TMRB3	B3	0	0	_		0	0		0
TB3RUN Ru	Run	FFFF	Double	Must be	ļ		IDLE	Prescalar		
	Register	F1B0H	Buffering	written as	}		0: Off	Run/Stop		Control
	. regioner		0: Disable	0.	ļ		1: On	Control	ļ	i .
			1: Enable		ļ			0: Stop	•	:
				ļ	ļ			1: Run		
					TB0CP0	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0
				W	W*	<u> </u>	•	R/W		1
	TMRB0		0	0	1	0	0	0	0	
TB0MOD	Mode	FFFF	Must be writt	ten as 00.	Software	Capture trigg	ers	UC0 clear	TMRB0 clock	
	Register	F182H			capture	00: Disabled 01: TB0IN0↑TB0IN1↑		control	00: TB0IN0 i	nput
					0: Capture 1: Don't	01: TB0IN01 10: TB0IN0↑		0: Disable	01: φT1	
							LBOHNOL	1: Enable	10: φT4	
					1	1			44. TAC	
				ī	care	11: TA1OUT	↑TA1OUT↓	TD 4 0 1 E	11: φT16	TD40110
					care TB1CP0	11: TA1OUT		TB1CLE	11: φT16 TB1CLK1	TB1CLK0
					care TB1CP0 W*	11: TA1OUT TB1CPM1	↑TA1OUT↓ TB1CPM0	R/W	TB1CLK1	•
	TMRB1	FFFF	0	0	care TB1CP0 W*	11: TA1OUT TB1CPM1	↑TA1OUT↓ TB1CPM0	R/W 0	TB1CLK1	0
TB1MOD	Mode	FFFF E102H		0	care TB1CP0 W* 1 Software	11: TA1OUT TB1CPM1 0 Capture trigg	↑TA1OUT↓ TB1CPM0	R/W 0 UC1 clear	TB1CLK1 0 TMRB1 clock	0 k source
TB1MOD		FFFF F192H	0	0	care TB1CP0 W* 1 Software capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled	↑TA1OUT↓ TB1CPM0 0 ters	R/W 0 UC1 clear control	0 TMRB1 clock 00: TB1IN0 i	0 k source
TB1MOD	Mode		0	0	care TB1CP0 W* 1 Software capture 0: Capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑	↑TA1OUT↓ TB1CPM0 0 ters TB1IN1↑	R/W 0 UC1 clear control 0: Disable	0 TMRB1 clock 00: TB1IN0 i 01: \phiT1	0 k source
TB1MOD	Mode		0	0	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑	↑TA1OUT↓ TB1CPM0 0 ters TB1IN1↑ TB1IN0↓	R/W 0 UC1 clear control	0 TMRB1 clock 00: TB1IN0 i 01: \phiT1 10: \phiT4	0 k source
TB1MOD	Mode		0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT	↑TA1OUT↓ TB1CPM0 0 eers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓	R/W 0 UC1 clear control 0: Disable 1: Enable	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16	0 k source nput
TB1MOD	Mode		0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑	↑TA1OUT↓ TB1CPM0 0 ters TB1IN1↑ TB1IN0↓	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE	0 TMRB1 clock 00: TB1IN0 i 01: \phiT1 10: \phiT4	0 k source
TB1MOD	Mode		0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W*	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1	↑TA1OUT↓ TB1CPM0 0 ters TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W	0 TMRB1 cloci 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1	TBORUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB1RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB2RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB3RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB3RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB3RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB3RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB3RUN TB3RUN R/W 0 Run/Stop Control 0: Stop & clear 1: Run TB3RUN TB3RUN TB3RUN TB3RUN TB3RUN O Run/Stop Control 0: Stop & clear 1: Run TB1CLK0 0 k source nput
TB1MOD	Mode Register	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1	↑TA1OUT↓ TB1CPM0 0 lers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0	0 TMRB1 cloc 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1	0 k source nput TB2CLK0
TB1MOD	Mode Register	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clock	0 k source nput TB2CLK0 0 k source
	Mode Register	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled	↑TA1OUT↓ TB1CPM0 opers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 opers	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clock 00: TB2IN0 i	0 k source nput TB2CLK0 0 k source
	Mode Register TMRB2 Mode	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑	↑TA1OUT↓ TB1CPM0 ors TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 ors TB2IN1↑	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clock 00: TB2IN0 i 01: φT1	0 k source nput TB2CLK0 0 k source
	Mode Register TMRB2 Mode	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers TB2IN1↑ TB2IN0↓	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clock 00: TB2IN0 i 01: φT1 10: φT4	0 k source nput TB2CLK0 0 k source
	Mode Register TMRB2 Mode	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑ 10: TB2IN0↑ 10: TB2IN0↑	↑TA1OUT↓ TB1CPM0 o ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 o ers TB2IN1↑ TB2IN0↓ ↑TA1OUT↓	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clock 00: TB2IN0 i 01: φT1 10: φT4 11: φT16	0 k source nput TB2CLK0 0 k source nput
	Mode Register TMRB2 Mode	F192H	0 Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture 1: Don't care TB3CP0	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers TB2IN1↑ TB2IN0↓	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable	0 TMRB1 clock 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clock 00: TB2IN0 i 01: φT1 10: φT4	0 k source nput TB2CLK0 0 k source nput
	Mode Register TMRB2 Mode	F192H	O Must be writt R. O Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture 1: Don't care TB3CP0 W*	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑ 10: TB2IN0↑ 10: TB2IN0↑	↑TA1OUT↓ TB1CPM0 o ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 o ers TB2IN1↑ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable TB3CLE R/W	0 TMRB1 clocl 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clocl 00: TB2IN0 i 01: φT1 10: φT4 11: φT16 TB3CLK1	0 k source nput TB2CLK0 0 k source nput TB3CLK0
	Mode Register TMRB2 Mode	F192H FFFF F1A2H	O Must be writt R. O Must be writt R. O R. O R. O R. O R. O R. O	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture 1: Don't care TB3CP0 W*	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑ 10: TB2IN0↑ 10: TB2IN0↑ 11: TA1OUT TB3CPM1	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers TB2IN1↑ TB2IN0↓ ↑TA1OUT↓ TB3CPM0 0	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable TB3CLE R/W 0	0 TMRB1 clocl 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clocl 00: TB2IN0 i 01: φT4 11: φT16 TB2CLK1 0 TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB1 clocl TMRB1 clocl TMRB1 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB2 clocl TMRB3 clocl TMRB3 clocl TMRB3 clocl TMRB3 clocl TMRB3 clocl	0 k source nput TB2CLK0 0 k source nput TB3CLK0
	Mode Register TMRB2 Mode Register	F192H FFFF F1A2H	O Must be writt R. O Must be writt	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture 1: Don't care TB3CP0 W* 1 Software capture 1: Don't care TB3CP0 Software TB3CP0 TB3CP0 TB3CP0 Software	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑ 10: TB2IN0↑ 10: TB2IN0↑ 11: TA1OUT TB3CPM1	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers TB2IN1↑ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ O ers	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable TB3CLE R/W 0 UC3 clear control	0 TMRB1 clocl 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clocl 00: TB2IN0 i 01: φT4 11: φT16 TB3CLK1 0 TMRB3 clocl	0 k source nput TB2CLK0 0 k source nput TB3CLK0 0 k source
TB2MOD	Mode Register TMRB2 Mode Register	F192H FFFF F1A2H	O Must be writt R. O Must be writt R. O R. O R. O R. O R. O R. O	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture 1: Don't care TB3CP0 W* 1 Software capture 1: Don't care TB3CP0 Care TB3CP0 Care TB3CP0 Care TB3CP0 Care Capture	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑ 10: TB2IN0↑ 11: TA1OUT TB3CPM1 0 Capture trigg 0: Disabled 0: Disabled	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers TB2IN1↑ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ O ers	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable TB3CLE R/W 0 UC3 clear control UC3 clear control	0 TMRB1 clocl 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clocl 00: TB2IN0 i 01: φT1 10: φT4 11: φT16 TB3CLK1 0 TMRB3 clocl 00: TB3IN0 i	0 k source nput TB2CLK0 0 k source nput TB3CLK0
TB2MOD	Mode Register TMRB2 Mode Register TMRB3 Mode	F192H FFFF F1A2H	O Must be writt R. O Must be writt R. O R. O R. O R. O R. O R. O	0 ten as 00.	care TB1CP0 W* 1 Software capture 0: Capture 1: Don't care TB2CP0 W* 1 Software capture 0: Capture 1: Don't care TB3CP0 W* 1 Software capture 1: Don't care TB3CP0 Software TB3CP0 TB3CP0 TB3CP0 Software	11: TA1OUT TB1CPM1 0 Capture trigg 00: Disabled 01: TB1IN0↑ 10: TB1IN0↑ 11: TA1OUT TB2CPM1 0 Capture trigg 00: Disabled 01: TB2IN0↑ 10: TB2IN0↑ 10: TB2IN0↑ 11: TA1OUT TB3CPM1	↑TA1OUT↓ TB1CPM0 0 ers TB1IN1↑ TB1IN0↓ ↑TA1OUT↓ TB2CPM0 0 ers TB2IN1↑ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ TB2IN0↓ ↑TA1OUT↓ O ers	R/W 0 UC1 clear control 0: Disable 1: Enable TB2CLE R/W 0 UC2 clear control 0: Disable 1: Enable TB3CLE R/W 0 UC3 clear control	0 TMRB1 clocl 00: TB1IN0 i 01: φT1 10: φT4 11: φT16 TB2CLK1 0 TMRB2 clocl 00: TB2IN0 i 01: φT4 11: φT16 TB3CLK1 0 TMRB3 clocl	0 k source nput TB2CLK0 0 k source nput TB3CLK0



16-Bit Timer Control (2 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
			V	/*		R	W		٧	/ *
	TMRB0		1	1	0	0	0	0	1	1
TB0FFCR	Timer Flip- Flop Control Register	FFFF F183H	Must be writt	en as 11.	TB0FF0 tog 0: Trigger di 1: Trigger er	sabled			TB0FF0 con 00: Toggle 01: Set 10: Clear	trol
	. tog.oto.				UC0	$UC0 \rightarrow$	UC0 =	UC0 =	11: Don't car	
			* This field is	always	→TB0CP1	TB0CP0	TB0RG1	TB0RG0	* This field is	s always
			read as 11.						read as 11	•
			_	_	TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FF0C1	TB1FF0C0
			V	/ *		R	W		٧	/*
	TMDD1		1	1	0	0	0	0	1	1
TR1FFCR I Flon I	FFFF F193H	Must be written as 11.		TB1FF0 tog 0: Trigger di 1: Trigger er	sabled nabled		TB1FF0 control 00: Toggle 01: Set 10: Clear			
	rtogiotoi		* This field is	always	UC1 → TB1CP1	UC1 → TB1CP0	UC1 = TB1RG1	UC1 = TB1RG0	11: Don't car * This field is	
			read as 1	,	1 1 1 1 1 1	101010	IBINOI	IBIRGO	read as 1	
			_	_	TB2C1T1	TB2C0T1	TB2E1T1	TB2E0T1	TB2FF0C1	TB2FF0C0
			V	/*			w			/*
	TMDDO		1	1	0	0	0	0	1	1
TB2FFCR	TMRB2 Timer Flip- Flop Control Register	FFFF F1A3H	Must be written as 11.		0: Trigger di	TB2FF0 toggle-trigger 0: Trigger disabled 1: Trigger enabled				trol
	register				$UC2 \rightarrow$	UC2 →	UC2 =	UC2 =	11: Don't car	re
			* This field is read as 1	•	TB2CP1	TB2CP0	TB2RG1	TB2RG0	* This field is read as 1	•
			_	_	TB3C1T1	TB3C0T1	TB3E1T1	TB3E0T1	TB3FF0C1	TB3FF0C0
			V	/*		R	W	•	٧	/*
	TMPPO		1	1	0	0	0	0	1	1
TB3FFCR	TMRB3 Timer Flip- Flop Control	Flip- FFFF F1B3H	Must be written as 11. * This field is always read as 11.		TB3FF0 tog 0: Trigger di 1: Trigger er	gle-trigger sabled			TB3FF0 con 00: Toggle 01: Set 10: Clear	trol
	Register				UC3 → TB3CP1	UC3 → TB3CP0	UC3 = TB3RG1	UC3 = TB3RG0	11: Don't car * This field is read as 1	always

TMP1941AF-298



19.8 Serial I/O (SIO)

SIO0

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
SC0CR	Serial	FFFF	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Channel 0	F201H	R	R/	W	R (C	leared when r	ead)	R	W
	Control		0	0	0	0	0	0	0	0
	Register		Bit 8 of a	Parity type	Parity	1: Error has	occurred.		0:SCLK0↑	0: Baud rate
			received	0: Odd	0: Disabled	Overrun	Parity	Framing	1:SCLK0↓	generator
			character	1: Even	1: Enabled	•				1: SCLK0
										input
SC0MOD0	Serial	FFFF	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
	Channel 0	F202H					W			
	Mode		0	0	0	0	0	0	0	0
	Register 0		Bit 8 of a	Handshake	Receive	Wake-up	Serial transfe		Serial clock	,
			transmitted	control	control	function	00: I/O Interf		00: TA0TRG	, ,
			character	0: Disables	0: Disables	0: Disabled	01: 7-bit UAF		01: Baud rat	
				CTS	receiver	1: Enabled	10: 8-bit UAF		10: Internal f	
					1: Enables		11: 9-bit UAF	RT mode	11: External	
				1: Enables CTS	receiver				(SCLK0 i	nput)
				operation						
BR0CR	Baud Rate	FFFF			BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
BRUCK	Generator 0	F203H	<u> </u>	BRUADDE	BRUCKI	:	<u>. вкозэ</u> W	BRUSZ	BRUST	BRUSU
	Control	1 20011	0	0	0	0	0	0	0	0
	Register		Must be	N +	00: φT0	. 0	U	U	<u>.</u> 0	0
	i i i gi i i i		written as	(16–K)/16	00. φτο 01: φT2					
			0.	function	10: φT2			Clock divis	sor value N	
			o.	0: Disabled	11: φT32			Olock divis	or value iv	
				1: Enabled	111 4102					
BR0ADD	Baud Rate	FFFF		_	—	_	BR0K3	BR0K2	BR0K1	BR0K0
	Generator 0	F204H	_	—	—	_		R	/W	
	Control		_	_	—	—	0	0	0	0
	Register						<u> </u>	Value of K in	N+(16-K)/16	
SC0MOD1	Serial	FFFF	1280	FDPX0	_	_	_	_	_	_
	Channel 0	F205H	R/W	R/W	_	_	<u> </u>	_	_	_
	Mode		0	0	<u> </u>	<u> </u>	<u> </u>		_	_
	Register 1		IDLE	Synchro-			}		1	
			0: Off	nous						ļ .
			1: On	0: Half-						
				duplex			1			
				1: Full-	į	į				
				duplex	!	!	<u> </u>		1	

TMP1941AF-299



SIO1

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R	W	R (C	leared when r	ead)	R/	W
	Channel 1	FFFF	0	0	0	0	0	0	0	0
SC1CR	Control	F209H	Bit 8 of a	Parity type	Parity	1: E	rror has occui	red.	0: SCLK1↑	0: Baud rate
	Register	1 20011	received	0: Odd	0: Disabled				1: SCLK1↓	generator
	3		character	1: Even	1: Enabled	Overrun	Parity	Framing		1: SCLK1
									ļ	input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
							W			
			0	0	0	0	0	. 0	0	0
	Serial		Bit 8 of a	Handshake	Receive	Wake-up	Serial transfe		Serial clock	,
SC1MOD0	Channel 1	FFFF	transmitted	control	control	function	00: I/O Interf		00: TA0TRG	,
3C TWODO	Mode	F20AH	character	0: Disables CTS	0: Disables receiver	0: Disabled	01: 7-bit UAF 10: 8-bit UAF		01: Baud rate	U
	Register 0				1: Enables	1: Enabled	10: 8-bit UAF		10: Internal f 11: External	
				1: Enables	receiver		11. 9-bit OAI	XI IIIOUE	(SCLK1 i	
				CTS	receiver				(SCERTI	riput)
				operation						
				BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
					•		w			
	Baud Rate		0	0	0	0	0	0	0	0
BR1CR	Generator 1	FFFF	Must be	N +	00: φΤ0					
BRICK	Control	F20BH	written as	(16-K)/16	01: φΤ2		İ			
	Register		0.	function	10: φΤ8			Clock divis	sor value N	
				0: Disabled	11: φT32					
				1: Enabled						
	Baud Rate		_	<u> </u>		<u> </u>	BRK1K3	BRK1K2	BRK1K1	BRK1K0
BR1ADD	Generator 1	FFFF	_						W	:
	Control	F20CH	_	 -	<u> </u>	 	0	0	0	0
	Register							l	N+(16-K)/16	1
			I2S0	FDPX0	<u> </u>	<u> </u>	<u> </u>	_	<u> </u>	<u> </u>
				W				_	 	
	Serial		0	0						
SC1MOD1	Channel 1	FFFF	IDLE 0: Off	Synchro-		i !	i !			
OC INIOD I	Mode	F20DH	0: Οπ 1: On	nous 0: Half-		•	•			
	Register 1		1. 011	duplex		İ	İ			
				1: Full-						
				duplex	i	 	 			



SIO3

Mnemonic	Name	Address	7	6	5	4	3	2	1	0		
			RB8	EVEN	PE	OERR	PERR	FERR	_	_		
	Serial		R	R.	W	R (C	leared when r	ead)	R/	W		
SC3CR	Channel 3	FFFF	0	0	0	0	0	0	0	0		
3030K	Control	F281H	Bit 8 of a	Parity type	Parity	1: E	rror has occur	red.	Must be writt	en as 00.		
	Register		received character	0: Odd 1: Even	0: Disabled 1: Enabled	Overrun	Parity	Framing				
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0		
						R	W		0 0 Serial clock (for UART) 00: TA0TRG (timer)			
	Serial		0	0	0	0	0	0	0	0		
SC3MOD0	Channel 3 FFFF		Bit 8 of a transmitted character	Must be written as 0.	Receive control 0: Disables receiver 1: Enables receiver	Wake-up function 0: Disabled 1: Enabled	Serial transfer mode 00: Reserved 01: 7-bit UART mode 10: 8-bit UART mode 11: 9-bit UART mode		Serial clock (for UART)			
			_	BR3ADDE	BR3CK1	BR3CK0	BR3S3	BR3S2	BR3S1	BR3S0		
						R/	W					
	Baud Rate		0	0	0	0	0	0	0	sco SCO Ock (for UART) RG (timer) rate generator nal fsys/2 clock care BR3SO O BR3KO O		
BR3CR	Generator 3 Control Register	FFFF F283H	Must be written as 0.	N + (16–K)/16 function 0: Disabled 1: Enabled	00: φT0 01: φT2 10: φT8 11: φT32		Clock divisor value N					
	Baud Rate		_	_	_	_	BR3K3	BR3K2	BR3K1	BR3K0		
	Generator 3	FFFF	_	_	_	_		R/	W			
BR3ADD	Control	F284H	_	_	_	_	0	0	0	0		
	Register		_	_	_	_		Value of K in	N+(16-K)/16			
			1280	_	_	_	_	_	_	_		
	Serial		R/W	_	_	_	_	_	_	_		
SC3MOD4	Channel 3	FFFF	0	_	_	_	_	_	_	—		
SC3MOD1 Channel 3 Mode Register 1		F285H	IDLE 0: Off 1: On									

SIO4

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			RB8	EVEN	PE	OERR	PERR	FERR	—	_
	Serial		R	R	W	R (C	leared when r	ead)	R/	W
SC4CR	Channel 4	FFFF	0	0	0	0	0	0	0	0
304010	Control	F289H	Bit 8 of a	Parity type	Parity	1: E	rror has occur	red.	Must be wr	ritten as 00.
	Register		received character	0: Odd 1: Even	0: Disabled 1: Enabled	Overrun	Parity	Framing		
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	W			
	Sorial		0	0	0	0	0	0	node Serial clock (for UA 00: TA0TRG (time mode 01: Baud rate gene mode 10: Internal fsys/2	0
SC4MOD0	Serial Channel 4 FFFF Mode Register 0		Bit 8 of a transmitted character	Must be written as 0.	Receive control 0: Disables receiver 1: Enables receiver	Wake-up function 0: Disabled 1: Enabled	Serial transfe 00: Reserved 01: 7-bit UAF 10: 8-bit UAF 11: 9-bit UAF	d RT mode RT mode	Serial clock (for UART) 00: TA0TRG (timer) 01: Baud rate generator 10: Internal fsys/2 clock 11: Don't care	
			_	BR4ADDE	BR4CK1	BR4CK0	BR4S3	BR4S2	BR4S1	BR4S0
						R/	W			
	Baud Rate		0	0	0	0	0	0	0	0
BR4CR	Generator 4 Control Register	FFFF F28BH	Must be written as 0.	N + (16–K)/16 function 0: Disabled 1: Enabled	00: φT0 01: φT2 10: φT8 11: φT32		Clock divisor value N			
	Baud Rate		_	_	_	_	BR4K3	BR4K2	BR4K1	BR4K0
BR4ADD	Generator 4	FFFF	_	_	_	_		R	W	
BR4ADD	Control	F28CH	_	_	_	_	0	0	0	0
	Register							Value of K in	N+(16-K)/16	
			12S0		_	_	_	_	_	_
	Serial		R/W	_	_	_	_	_		
SC4MOD1	Channel 4	FFFF	0			_		_		
SC4MOD1	Mode Register 1	Mode F28DH ID	IDLE 0: Off 1: On							



19.9 Serial Bus Interface (SBI)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0/
			BC2	BC1	BC0	ACK	_	SCK2	SCK1	SCK0 SWRMON
		FFFF		W	•	R/W	_	W	W	R/W
		F240H	0	0	0	0	_	0	0	1
		(I ² C Bus	Number of bi	its per transfe	r	ACK clock		Internal SCL	output clock f	requency
		Mode)	(when ACK =	,		pulse	ļ		Software rese	t monitor
		,	000: 8, 001			0: No ACK	İ		1: 5, 010: 6	
	Serial Bus		011: 3, 100			1: ACK	İ			
SBI0CR1	Interface		110: 6, 111		0.014	010140			:	001/0
	Control		SIOS	SIOINH	SIOM1	SIOM0		00.12		:
	Register 1				N o				V	:
		FFFF	0	0	0 T	0		0	·	i
		F240H	Start transfer	Abort transfer	Transfer mod 00: Transmit		ļ			writes) /
		(SIO Mode)	0: Stop	0: Continue	01: Reserved					
		(0.0)	1: Start	1: Abort	10: Transmit/					
				,	mode					ck
					11: Receive r	mode	-	,		
	SBI Data		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SBI0DBR	Buffer	FFFF				R (receive)	W (transmit)			
	Register	F241H					efined			
			SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
							Ņ	_		
	I ² C bus		0	0	0	0	0	0	0	
I2C0AR	Address	FFFF F242H								recognition
	Register	F242F1	When the SE	BI is addresse	d as a slave, t	his field speci	fies a 7-bit I ² C-	bus address t	o which the	0:
			SBI responds	S.						Recognize
										1: Does not
										recognize
			MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
				:		!	<i>N</i>		!	!
			0	0	0	1	0	0	1	
			Master/	Transmit/	START/	INTSBI	Operating me		:	
			slave	receive	STOP	interrupt	00: Port mod		!	followed by
		FFFF			generation	clear	01: SIO mod 10: I ² C Bus r		a write of 01	5, 010: 6 8, 101: 9 Reserved SCK1 SCK0 R/W 0 1 Requency (on writes) / I monitor 4, 010: 5 7, 101: 8 External clock DB1 DB0 SA0 ALS 0 0 Address recognition 0: Recognize 1: Does not recognize SWRST1 SWRST0 0 0 Software reset A write of 10 followed by a write of 01 AD0 LRB 0 0 Address 0 (general received bit call) 0: — 1: 1 1: Detected — — — — — — — — — — — — — — — — — — —
		F243H					11: Reserved			
		(I ² C Bus	MST	TRX	BB	PIN	AL	AAS	ADO	LRB
		Mode)					R			
			0	0	0	1	0	0	0	0
SBI0CR2 on	Serial Bus		Master/	Transmit/	I ² C Bus	INTS2	Arbitration	Addressed		
writes	Interface		slave	receive	status	interrupt	lost	as slave	i	i
SBI0SR	Control 2 /Status					status	0: —	0: —	call)	:
on reads	Register			<u> </u>				1: Detected		1
J., 10000									1: Detected	
							SIOF	SEF		
							1	?		
							0	0		
		FFFF		!			Serial	Shift		
		F243H		!			transfer	operation		
]	(SIO Mode)					status 0:	status 0:		
]						Terminated			
]			<u> </u>			1: In	1: In		
							progress	progress		
				I ² SBI0						
	Serial Bus		_	R/W						
SBI0BR0	Interface Control	FFFF F244H	_	0 IDLE		 				0 Must be
	. COLLIO	1 47711								Must be written as
							•	-		· willeli də
	Register 0			0: Off 1: On			<u> </u>			0.
			P4EN		_		_			0. —
	Register 0		R/W			<u> </u>		 		0. — —
001175		FFFF	R/W 0					 	— — —	0. — — —
SBI0BR1	Register 0 Serial Bus	FFFF F245H	R/W 0 Internal		— — —					0. — — —
SBI0BR1	Register 0 Serial Bus Interface		R/W 0 Internal clock		 	 		<u>-</u> 	 	0. — — —
SBI0BR1	Register 0 Serial Bus Interface Control		R/W 0 Internal		— — —			 		0. ————————————————————————————————————



19.10 A/D Converter (ADC)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	_	_	ITM0	REPEAT	SCAN	ADS
			F	₹			R/			
ADMOD0	A/D Mode Control Register 0	FFFF F310H	0 End-of- conversion flag 0: Before conversion or conversion in progress 1: Conversion completed	0 A/D conversion busy flag 0: Idle 1: Conversion in progress	0 Must be written as 0.	0 Must be written as 0.	0 Interrupt timing in fixed- channel continuous conversion mode	0 1: Continuous conversion	0 1: Channel scan conversion	0 1: A/D conversion start
			VREFON	I2AD	_	_	ADTRGE	ADCH2	ADCH1	ADCH0
ADMOD1	A/D Mode Control Register 1 FFFF F311H	0 VREF control 0: Off 1: On	W 0 IDLE 0: Off 1: On	<u></u>	<u>—</u>	0 External conversion trigger 0: Disable 1: Enable	R/ 0 Analog input SCAN= 000 AN0 001 AN1 010 AN2 011 AN3 100 AN4 101 AN5 110 AN6	channel selection SCA ANO ANO \rightarrow ANO ANO \rightarrow ANO	$\begin{array}{c} AN=1 \\ \hline 1 \\ 1 \rightarrow AN2 \\ \hline 1 \rightarrow AN2 \rightarrow \end{array}$	
								111 AN7	AN6 → AN	
ADREG04L	A/D Conversion Result	FFFF F300H	ADR01	ADR00						ADR0RF R
	Reg 0/4 Low		Unde	fined	_	_	_	_	_	0
ADREG04H	A/D Conversion Result	FFFF F301H	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
	Reg 0/4 High					Unde	efined			
ADREG15L	A/D Conversion	ADR11		ADR10						ADR1RF
ADREGISE	Result Reg 1/5 Low	F302H	Unde		_	_			_	0 0
ADREG15H	A/D Conversion	FFFF	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
	Result Reg 1/5 High	F303H				Unde	efined			
	A/D		ADR21	ADR20	_	_		_	_	ADR2RF
ADREG26L	Conversion Result Reg 2/6 Low	FFFF F304H		fined	<u> </u>	<u> </u>		<u> </u>		0 0
	A/D		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG26H	Conversion Result Reg 2/6 High	FFFF F305H					Refined			
ADREG37L	AD Result	FFFF	ADR31	ADR30	_ _	_ _	<u> </u>	_ _	— —	ADR3RF R
	Reg 3/7 low	F306H	Unde							0
ADREG37H	A/D Conversion Result	FFFF F307H	7H							ADR32
	Reg 3/7 High				i		efined		ADOO!(1	ADOOKO
			<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	ADCCK1 R/	ADCCK0 W
ADCCLK	A/D Conversion Clock Select Register	FFFF EE04H	_		_		—		0 A/D conversi 00: fsys/2 01: fsys/4 10: fsys/8 11: Reserved	0 on clock



19.11 Watchdog Timer (WDT)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	_	_	I2WDT	RESCR	_
			R/W	R/	W	_	_		R/W	
	WDT	FFFF	1	0	0	_	_	0	0	0
WDMOD	Mode Register	ide FogoH	1: WDT enable	00: 2 ¹⁶ /fsys 01: 2 ¹⁸ / fsys 10: 2 ²⁰ / fsys 11: 2 ²² / fsys				IDLE 0: Off 1: On	1: System reset	Must be written as 0.
WDCR	WDT Control Register	FFFF F091H	W — B1H: WDT disable code; 4EH: WDT clear-count code							

19.12 Real-Time Clock (RTC)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	_	_	_	RTCRCLR	RTCSEL1	RTCSEL0	RTCRUN
			R/W	_	_	_	R/W	R	W	R/W
	RTC		0	_	_	_	0	0	0	0
RTCCR	Control Register	FFFF F0A0H	Must be written as 0.				0: Clears Accumulator.	00: 2 ¹⁴ /fs 01: 2 ¹³ /fs 10: 2 ¹² /fs 11: 2 ¹¹ /fs		0: Stop and clear the counter. 1: Begin counting.
	RTC		RUI7	RUI6	RUI5	RUI4	RUI3	RUI2	RUI1	RUI0
RTCREG	Accumu- FFFF		R							
KTOKEO	lator Register	F0A4H	0	0	0	0	0	0	0	0




20. I/O Port Equivalent-Circuit Diagrams

How to read circuit diagrams


The circuit diagrams in this chapter are drawn using the same gate symbols as for the 74HCxx Series standard CMOS logic ICs.

The signal named STOP has a unique function. This signal goes active-high if the CPU sets the HALT bit when the STBY[1:0] field in the SYSCR2 register is programmed to 01 (i.e., STOP mode) and the Drive Enable (DRVE) bit in the same register is cleared. If the DRVE bit is set, the STOP signal remains inactive (at logic 0).


- The input protection circuit has a resistor in the range of several tens to several hundreds of ohms.
 - AD0-AD7, AD8-AD15, A8-A15, P44, P71, P73-P76, P80-P87, P91-P92, P94-P95, PA0-PA5



■ A16-A23, A0-A7, RD, WR




■ HWR, WAIT, BUSRQ, BUSAK, R/W, P37, P40–43







■ Port 5 (AN0-AN7)




■ P77 (INT0)



■ P70, P72, P90, P93, PA6-PA7




■ P96 (XT1), P97 (XT2)







■ NMI, AM0–AM1, PLLOFF




■ ALE




■ RESET



■ X1, X2



■ VREFH, VREFL





21. Notations, Precautions and Restrictions

21.1 Notations and Terms

(1) I/O register fields are often referred to as < register_mnemonic>.< field_name> for the interest of brevity. For example, TA01RUN.TA0RUN means the TA0RUN bit in the TA01RUN register.

(2) fc, fs, fsys, state

fosc: Clock supplied from the X1 and X2 pins

fpll: Clock generated by the on-chip PLL

fc: Clock selected by the PLLOFF pin

fs: Clock supplied from the XT1 and XT2 pins

fgear: Clock selected by the SYSCR1.GEAR[1:0] bits

fsys: Clock selected by the SYSCR1.SYSCK bit

The fsys cycle is referred to as a state.

In addition, the clock selected by the SYSCR1.FPSEL bit and the prescalar clock source selected by the SYSCR0.PRCK[1:0] bits are referred to as fperiph and ϕ T0 respectively.

21.2 Precautions and Restrictions

(1) Processor Revision Identifier

The Process Revision Identifier (PRId) register in the TX19 core of the TMP1941AF contains 0x0000_2C90.

(2) AM0-AM1 Pins

The BW0 and BW1 pins must be connected to the DVcc pin to ensure that their signal levels do not fluctuate during chip operation.

(3) Oscillator Warm-Up Counter

If an external crystal is utilized, an interrupt signal programmed to bring the TMP1941AF out of STOP mode triggers the on-chip warm-up counter. The system clock is not supplied to the on-chip logic until the warm-up counter expires.

(4) Programmable Pullup Resistors

When port pins are configured as input ports, the integrated pullup resistors can be enabled and disabled under software control. The pullup resistors are not programmable when port pins are configured as output ports.

The relevant port registers must be programmed by using store instructions.

(5) External Bus Mastership

The pin states while the bus is granted to an external device are described in Chapter 7, I/O Ports.

(6) Watchdog Timer (WDT)

Upon reset, the WDT is enabled. If the watchdog timer function is not required, it must be disabled after reset. When relevant pins are configured as bus arbitration signals, the I/O peripherals including the WDT can operate during external bus mastership.

(7) A/D Converter (ADC)

The ladder resistor network between the VREFH and VREFL pins can be disconnected under software control. This helps to reduce power dissipation, for example, in STOP mode.

(8) Undefined Bits in I/O Registers

Undefined I/O register bits are read as undefined states. Therefore, software must be coded without relying on the states of any undefined bits.




(9) Usage Restrictions

Overflow Exception #1

Problem:

When an overflow exception is taken, the EPC register might contain an incorrect return address, pointing to the instruction immediately following the one that caused an overflow.

The restart location in the EPC register should be the address of the arithmetic instruction that caused the exception, rather than the following instruction.



In the above example, the processor writes address n to the EPC register upon detection of an overflow. However, executing the next instruction generates an interrupt at the same time, causing the processor to rewrite the EPC register with address n+4 in the next cycle.

• Problem-Causing Situation:

- A) Software uses the ADD, ADDI or SUB instruction in the 32-bit ISA.
- B) The ADD, ADDI or SUB instruction causes an overflow.
- C) Another exception is requested simultaneously with the overflow.

This problem occurs when all of these conditions are true.

Workarounds:

- Before returning from the overflow exception handler, determine whether the instruction pointed to by the EPC register caused an overflow.
- Make sure that two arithmetic instructions will not appear consecutively.
- Disable interrupts prior to arithmetic instructions.
 You should always use one of these workarounds to avoid this problem.

Note: Toshiba's compiler uses no instructions that could cause an overflow. Therefore, since condition c) above never becomes true, this problem does not occur.



Overflow Exception #2

Problem:

If an overflow exception caused a jump to the exception handler and the first instruction in that exception handler caused another exception, the EPC register should point to the address of the first instruction in the exception handler. However, the EPC register might contain the address that caused the overflow exception.

• Problem-Causing Situation:

When, with the instruction pipeline full, an overflow exception was taken at the following sequence of instructions and then the first instruction in the overflow exception handler causes another exception

ADD, ADDI or SUB <= # Instruction that causes an overflow Jump or branch instruction <= # Instruction with a delay slot Delay slot

Note: Toshiba's compiler uses no instructions that could cause an overflow. Therefore, this problem does not occur.

Workaround:


Don't place a jump or branch instruction immediately following an instruction that could cause an overflow (ADD, ADDI or SUB).



When Using Multiple DMAC Channels (External Bus Interface Unit)

Problem:

Switching between DMA channels might cause an external chip select (CS) signal to be incorrectly driven active for one cycle. RD, WR, ALE and other external bus control signals are not driven active.



In cases where the DMAC continually assumes bus mastership, switching from one channel to another causes channel 3 to be selected for one cycle as shown above. If the destination address for channel 3 references an external address space and a chip select is programmed for that address space, the external bus interface unit drives the chip select signal off chip even though no bus cycle has been started.

• Problem-Causing Situation:

- A) The system hardware uses two or more DMAC channels.
- B) The system hardware uses one or more external CS channels.
- C) While a DMA request for one channel is being serviced, a next DMA request has been received on another channel and left pending. Or, two or more channels have received DMA requests simultaneously.
- D) The destination address for channel 3 points to an external address space. (Upon reset, the content of the destination address register is undefined. Therefore, even when channel 3 is not used, its destination address register might be pointing to an external address space.)

This problem occurs when all of these conditions are true.

Workaround:

The system hardware must be designed not to operate with CS alone.



LWL and LWR Instructions

Problem:

The LWL or LWR instruction might provide incorrect results.

• Problem-Causing Situation #1:

- a. The destination of a load instruction (LB, LBU, LH, LHU, LW, LWL or LWR) is identical to that of the LWL or LWR instruction.
- b. The instruction pipeline is full. (The load instruction and the LWL or LWR instruction will be executed consecutively.)
- c. The DMAC is programmed for data cache snooping. Once the load instruction is executed, the DMAC initiates a DMA transaction. After it has been serviced, the LWLor LWR instruction is executed.

This problem occurs when all of these conditions are true.

• Problem-Causing Situation #2:

- a. The destination of a load instruction (LB, LBU, LH, LHU, LW, LWL or LWR) is identical to that of the LWL or LWR instruction.
- b. The Doze or Halt bit in the Config register is set to 1 immediately before the load instruction.
- c. The instruction pipeline is full. (The load instruction and the LWL or LWR instruction will be executed consecutively.)
- d. After the load instruction is executed, the processor is put in the STOP, SLEEP or IDLE mode.
- e. After an interrupt signaling brings the processor out of the STOP, SLEEP or IDLE mode, the LWL or LWR instruction is executed.

Note: This applies to the case in which an interrupt signaling does not generate an interrupt upon exit from STOP, SLEEP or IDLE mode. In other words, either the IEc bit in the Status register is cleared (interrupts disabled), or if the IEc bit is set, the priority level of the incoming interrupt signaling is lower than the mask level programmed in the CMask field in the Status register. (Exit from STOP, SLEEP or IDLE mode can be accomplished even with such settings.)

This problem occurs when all of these conditions are true.

Workarounds:

To use the LWL or LWR instruction,

- 1) Place a NOP between a load instruction and the LWL or LWR instruction, or
- 2) Disable the data cache snooping of the DMAC before the LWL or LWR instruction is executed. Also, don't put the processor in STOP, SLEEP or IDLE mode before the LWL or LWR instruction is executed.



Overflow Exception When a DSU Probe Is Used

Problem:

It looks as if an overflow exception caused a jump to the reset and nonmaskable exception vector address (0xBFC0_0000).

Problem-Causing Situation:

When an overflow exception occurs, with the processor connected to a DSU probe

Note: Toshiba's compiler uses no instructions that could cause an overflow. Therefore, this problem does not occur.

Workaround:

Don't place a jump or branch instruction immediately following an instruction that could cause an overflow (ADD, ADDI or SUB).

IDLE (Doze) Mode

Problem:

A deadlock might occur when returning to normal operating mode from IDLE (Doze) mode.

Problem-Causing Situation:

When the DMAC initiates a DMA transaction with snooping enabled after the Doze bit in the Config register is set and before the CPU clock stops.

Workaround:

If snooping is enabled, stop the DMAC before putting the processor in IDLE (Doze) mode.

