

## 74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and 3-STATE Outputs

### General Description

The 74F657 contains eight non-inverting buffers with 3-STATE outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA at the A Port and 64 mA at the B Port.

### Features


- 300 Mil 24-pin slimline DIP
- Combines 74F245 and 74F280A functions in one package
- 3-STATE outputs
- B Outputs sink 64 mA
- 12 mA source current, B side
- Input diodes for termination effects

### Ordering Code:


Order Number	Package Number	Package Description
75F657SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F657SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbols



### Connection Diagram



## Unit Loading/Fan Out

Pin Names	Description	U.L.	
		HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$A_0$ - $A_7$	Data Inputs/	4.5/0.15	90 $\mu$ A/- 90 $\mu$ A
	3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
$B_0$ - $B_7$	Data Inputs/	3.5/0.117	70 $\mu$ A/-70 $\mu$ A
	3-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)
$T/\bar{R}$	Transmit/Receive Input	2.0/0.067	40 $\mu$ A/-40 $\mu$ A
$\overline{OE}$	Enable Input	2.0/0.067	40 $\mu$ A/-40 $\mu$ A
PARITY	Parity Input/	3.5/0.117	70 $\mu$ A/-70 $\mu$ A
	3-STATE Output	600/106.6 (80)	-12 mA/64 mA (48 mA)
$\overline{ODD/EVEN}$	$\overline{ODD/EVEN}$ Parity Input	1.0/0.033	20 $\mu$ A/-20 $\mu$ A
$\overline{ERROR}$	Error Output	600/106.6 (80)	-12 mA/64 mA (48 mA)

## Functional Description

The Transmit/Receive ( $T/\bar{R}$ ) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A Port to the B Port; Receive (active LOW) enables data from the B Port to the A Port.

The Output Enable ( $\overline{OE}$ ) input disables the parity and  $\overline{ERROR}$  outputs and both the A and B Ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting ( $T/\bar{R}$  HIGH), the parity generator detects whether an even or odd number of bits on the A Port are HIGH and compares these with the condition of the parity

select ( $\overline{ODD/EVEN}$ ). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode ( $T/\bar{R}$  LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B Port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then  $\overline{ERROR}$  will be HIGH to indicate no error. If an odd number of bits on the B Port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the  $\overline{ERROR}$  will be LOW indicating an error.

## Function Table

Number of Inputs that are HIGH	Inputs			Input/Output	Outputs	
	$\overline{OE}$	$T/\bar{R}$	$\overline{ODD/EVEN}$	Parity	$\overline{ERROR}$	Outputs Mode
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L	L	Z	Transmit
	L	L	H	H	H	Receive
	L	L	H	L	L	Receive
	L	L	L	H	L	Receive
	L	L	L	L	H	Receive
1, 3, 5, 7	L	H	H	L	Z	Transmit
	L	H	L	H	Z	Transmit
	L	L	H	H	L	Receive
	L	L	H	L	H	Receive
	L	L	L	H	H	Receive
	L	L	L	L	L	Receive
Immaterial	H	X	X	Z	Z	Z


H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = High Impedance

## Function Table

Inputs		Outputs
$\overline{OE}$	$T/\bar{R}$	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High-Z State

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

### Functional Block Diagram



**Absolute Maximum Ratings** (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

**Recommended Operating Conditions**

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**DC Electrical Characteristics**


Symbol	Parameter	Min	Typ	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub> 10% V <sub>CC</sub> 10% V <sub>CC</sub> 5% V <sub>CC</sub> 5% V <sub>CC</sub>	2.5 2.4 2.0 2.7 2.7		V	Min	I <sub>OH</sub> = -1 mA (A <sub>n</sub> ) I <sub>OH</sub> = -3 mA (A <sub>n</sub> , B <sub>n</sub> , Parity, $\overline{\text{ERROR}}$ ) I <sub>OH</sub> = -15 mA (B <sub>n</sub> , Parity, $\overline{\text{ERROR}}$ ) I <sub>OH</sub> = -1 mA (A <sub>n</sub> ) I <sub>OH</sub> = -3 mA (A <sub>n</sub> , B <sub>n</sub> , Parity, $\overline{\text{ERROR}}$ )
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub> 10% V <sub>CC</sub>		0.5 0.55	V	Min	I <sub>OL</sub> = 24 mA (A <sub>n</sub> ) I <sub>OL</sub> = 64 mA (B <sub>n</sub> , Parity, $\overline{\text{ERROR}}$ )
I <sub>IH</sub>	Input HIGH Current			20 40	μA	Max	V <sub>IN</sub> = 2.7V ( $\overline{\text{ODD/EVEN}}$ ) V <sub>IN</sub> = 2.7V ( $\overline{\text{T/R, OE}}$ )
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			100	μA	V <sub>CC</sub> = 0	V <sub>IN</sub> = 7.0V ( $\overline{\text{T/R, OE, ODD/EVEN}}$ )
I <sub>BVIT</sub>	Input HIGH Current Breakdown Test (I/O)			1.0 2.0	mA	Max	V <sub>IN</sub> = 5.5V (Parity, B <sub>n</sub> ) V <sub>IN</sub> = 5.5V (A <sub>n</sub> )
I <sub>IL</sub>	Input LOW Current			-20 -40	μA	Max	V <sub>IN</sub> = 0.5V ( $\overline{\text{ODD/EVEN}}$ ) V <sub>IN</sub> = 0.5V ( $\overline{\text{T/R, OE}}$ )
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V ( $\overline{\text{ERROR}}$ )
I <sub>OZL</sub>	Output Leakage Current			-50	μA	Max	V <sub>OUT</sub> = 0.5V ( $\overline{\text{ERROR}}$ )
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			70 90	μA	Max	V <sub>I/O</sub> = 2.7V (B <sub>n</sub> , Parity) V <sub>I/O</sub> = 2.7V (A <sub>n</sub> )
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-70 -90	μA	Max	V <sub>I/O</sub> = 0.5V (B <sub>n</sub> , Parity) V <sub>I/O</sub> = 0.5V (A <sub>n</sub> )
I <sub>OS</sub>	Output Short-Circuit Current	-60 -100		-150 -225	mA	Max	V <sub>OUT</sub> = 0V (A <sub>n</sub> ) V <sub>OUT</sub> = 0V (B <sub>n</sub> , Parity, $\overline{\text{ERROR}}$ )
I <sub>CEX</sub>	Output HIGH Leakage Current			250 1.0 2.0	μA mA mA	Max Max Max	V <sub>OUT</sub> = V <sub>CC</sub> ( $\overline{\text{ERROR}}$ ) V <sub>OUT</sub> = V <sub>CC</sub> (B <sub>n</sub> , Parity) V <sub>OUT</sub> = V <sub>CC</sub> (A <sub>n</sub> )
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V (A <sub>n</sub> , B <sub>n</sub> , Parity, $\overline{\text{ERROR}}$ )
I <sub>CCH</sub>	Power Supply Current		101	125	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current		112	150	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current		109	145	mA	Max	V <sub>O</sub> = HIGH Z

AC Electrical Characteristics									
Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	2.5	4.5	8.0	2.5	9.5	2.5	9.0	ns
t <sub>PHL</sub>	A <sub>n</sub> to B <sub>n</sub> , B <sub>n</sub> to A <sub>n</sub>	3.0	4.9	7.5	3.0	8.5	3.0	8.0	
t <sub>PLH</sub>	Propagation Delay	6.5	10.1	14.0	5.5	18.0	6.0	16.0	ns
t <sub>PHL</sub>	A <sub>n</sub> to Parity	7.0	10.9	15.0	5.5	20.5	6.0	16.5	
t <sub>PLH</sub>	Propagation Delay	4.5	7.8	11.0	4.0	14.0	4.0	13.0	ns
t <sub>PHL</sub>	ODD/EVEN to PARITY	4.5	8.8	12.0	4.5	16.5	4.5	13.5	
t <sub>PLH</sub>	Propagation Delay	4.5	7.5	11.0	4.0	14.0	4.0	13.0	ns
t <sub>PHL</sub>	ODD/EVEN to ERROR	4.5	8.2	12.0	4.5	16.5	4.5	13.5	
t <sub>PLH</sub>	Propagation Delay	8.0	14.0	20.5	7.5	27.0	7.5	23.0	ns
t <sub>PHL</sub>	B <sub>n</sub> to ERROR	8.0	15.0	21.5	7.5	28.5	7.5	23.5	
t <sub>PLH</sub>	Propagation Delay	7.0	10.8	15.5	6.0	20.0	6.0	17.0	ns
t <sub>PHL</sub>	PARITY to ERROR	7.5	11.8	16.5	6.5	22.0	7.5	18.5	
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	2.5	11.0	2.5	9.5	ns
t <sub>PZL</sub>	OE to A <sub>n</sub> /B <sub>n</sub>	4.0	6.5	10.0	3.5	13.5	3.5	11.0	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.5	8.0	1.0	9.5	1.0	9.0	ns
t <sub>PLZ</sub>	OE to A <sub>n</sub> /B <sub>n</sub>	1.0	4.9	7.5	1.0	8.5	1.0	8.0	
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	2.5	11.0	2.5	9.5	ns
t <sub>PZL</sub>	OE to ERROR (Note 3)	4.0	7.7	10.0	3.5	13.5	3.5	11.0	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.5	8.0	1.0	9.5	1.0	9.0	ns
t <sub>PLZ</sub>	OE to ERROR	1.0	4.9	7.5	1.0	8.5	1.0	8.0	
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	2.5	11.0	2.5	9.5	ns
t <sub>PZL</sub>	OE to PARITY	4.0	7.7	10.0	3.5	13.5	3.5	11.0	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.6	8.0	1.0	9.5	1.0	9.0	ns
t <sub>PLZ</sub>	OE to PARITY	1.0	5.1	7.5	1.0	8.5	1.0	8.0	

**Note 3:** These delay times reflect the 3-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin ≥ (A to PARITY) + (Output Enable Time).


74F657

**Physical Dimensions** inches (millimeters) unless otherwise noted



**24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
Package Number M24B**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C**

N24C (REV F)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)