

MEMORY

Un-buffered

4 M × 64 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM

MB8504S064CE-100/-100L

144-pin, 2 Clock, 1-bank, based on 4 M × 16 Bit SDRAMs with SPD

DESCRIPTION

The Fujitsu MB8504S064CE is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of four MB81F641642C devices which organized as two banks of 4 M × 16 bits and a 2K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8504S064CE features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8504S064CE is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.

PRODUCT LINE & FEATURES


| Parameter | MB8504S064CE | |
|--|----------------------|-----------|
| | -100 | -100L |
| Clock Frequency | 100 MHz max. | |
| Burst Mode Cycle Time | 10 ns min. | |
| Access Time from Clock | 8.5 ns max. (CL = 3) | |
| Operating Current | 360 mA max. | |
| Power Down Mode Current (I _{CC2P}) | 8 mA max. | 4 mA max. |
| Self Refresh Current (I _{CC6}) | 4 mA max. | 2 mA max. |

- Unbuffered 144-pin SO-DIMM Socket Type (Lead pitch: 0.8 mm)
- Conformed to JEDEC Standard (2 CLK)
- Organization: 4,194,304 words × 64 bits
- Memory: MB81F641642C (4 M × 16, 4-bank) × 4 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTTL compatible
- 4096 Refresh Cycle every 65.6 ms
- Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM: JEDEC Standard SPD Format
- Module size: 1.0" (height) × 2.66" (length) × 0.15" (thickness)
- CL-t_{RCD}-t_{RP}: 3-3-3 clk min. @100 MHz, 2-2-2 clk min. @66 MHz

MB8504S064CE-100/-100L

■ PACKAGE

144-pin plastic DIMM (socket type)



(MDS-144P-P08)

Package and Ordering Information


- 144-pin SO-DIMM, order as MB8504S064CE-100DG (DG = Std. power ver., Gold Pad)
- 100LDG (LDG = Low power ver., Gold Pad)

MB8504S064CE-100/-100L

■ PIN ASSIGNMENTS

| Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name |
|---------|-------------------|---------|--------------------------|---------|-------------------|---------|-------------------|---------|-------------------------|---------|-------------------|
| 1 | V _{SS} | 49 | DQ ₁₃ | 97 | DQ ₂₂ | 2 | V _{SS} | 50 | DQ ₄₅ | 98 | DQ ₅₄ |
| 3 | DQ ₀ | 51 | DQ ₁₄ | 99 | DQ ₂₃ | 4 | DQ ₃₂ | 52 | DQ ₄₆ | 100 | DQ ₅₅ |
| 5 | DQ ₁ | 53 | DQ ₁₅ | 101 | V _{CC} | 6 | DQ ₃₃ | 54 | DQ ₄₇ | 102 | V _{CC} |
| 7 | DQ ₂ | 55 | V _{SS} | 103 | A ₆ | 8 | DQ ₃₄ | 56 | V _{SS} | 104 | A ₇ |
| 9 | DQ ₃ | 57 | N.C. | 105 | A ₈ | 10 | DQ ₃₅ | 58 | N.C. | 106 | BA ₀ |
| 11 | V _{CC} | 59 | N.C. | 107 | V _{SS} | 12 | V _{CC} | 60 | N.C. | 108 | V _{SS} |
| 13 | DQ ₄ | 61 | CLK ₀ | 109 | A ₉ | 14 | DQ ₃₆ | 62 | CKE ₀ | 110 | BA ₁ |
| 15 | DQ ₅ | 63 | V _{CC} | 111 | A ₁₀ | 16 | DQ ₃₇ | 64 | V _{CC} | 112 | A ₁₁ |
| 17 | DQ ₆ | 65 | $\overline{\text{RAS}}$ | 113 | V _{CC} | 18 | DQ ₃₈ | 66 | $\overline{\text{CAS}}$ | 114 | V _{CC} |
| 19 | DQ ₇ | 67 | $\overline{\text{WE}}$ | 115 | DQMB ₂ | 20 | DQ ₃₉ | 68 | N.C. | 116 | DQMB ₆ |
| 21 | V _{SS} | 69 | $\overline{\text{CS}}_0$ | 117 | DQMB ₃ | 22 | V _{SS} | 70 | N.C. | 118 | DQMB ₇ |
| 23 | DQMB ₀ | 71 | N.C. | 119 | V _{SS} | 24 | DQMB ₄ | 72 | N.C. | 120 | V _{SS} |
| 25 | DQMB ₁ | 73 | N.C. | 121 | DQ ₂₄ | 26 | DQMB ₅ | 74 | CLK ₁ | 122 | DQ ₅₆ |
| 27 | V _{CC} | 75 | V _{SS} | 123 | DQ ₂₅ | 28 | V _{CC} | 76 | V _{SS} | 124 | DQ ₅₇ |
| 29 | A ₀ | 77 | N.C. | 125 | DQ ₂₆ | 30 | A ₃ | 78 | N.C. | 126 | DQ ₅₈ |
| 31 | A ₁ | 79 | N.C. | 127 | DQ ₂₇ | 32 | A ₄ | 80 | N.C. | 128 | DQ ₅₉ |
| 33 | A ₂ | 81 | V _{CC} | 129 | V _{CC} | 34 | A ₅ | 82 | V _{CC} | 130 | V _{CC} |
| 35 | V _{SS} | 83 | DQ ₁₆ | 131 | DQ ₂₈ | 36 | V _{SS} | 84 | DQ ₄₈ | 132 | DQ ₆₀ |
| 37 | DQ ₈ | 85 | DQ ₁₇ | 133 | DQ ₂₉ | 38 | DQ ₄₀ | 86 | DQ ₄₉ | 134 | DQ ₆₁ |
| 39 | DQ ₉ | 87 | DQ ₁₈ | 135 | DQ ₃₀ | 40 | DQ ₄₁ | 88 | DQ ₅₀ | 136 | DQ ₆₂ |
| 41 | DQ ₁₀ | 89 | DQ ₁₉ | 137 | DQ ₃₁ | 42 | DQ ₄₂ | 90 | DQ ₅₁ | 138 | DQ ₆₃ |
| 43 | DQ ₁₁ | 91 | V _{SS} | 139 | V _{SS} | 44 | DQ ₄₃ | 92 | V _{SS} | 140 | V _{SS} |
| 45 | V _{CC} | 93 | DQ ₂₀ | 141 | SDA | 46 | V _{CC} | 94 | DQ ₅₂ | 142 | SCL |
| 47 | DQ ₁₂ | 95 | DQ ₂₁ | 143 | V _{CC} | 48 | DQ ₄₄ | 96 | DQ ₅₃ | 144 | V _{CC} |

MB8504S064CE-100/-100L



■ PIN DESCRIPTIONS

| Symbol | I/O | Function | Symbol | I/O | Function |
|--|-----|-----------------------|-------------------------------------|-----|-------------------------------------|
| A ₀ to A ₁₁ | I | Address Input | \overline{CS}_0 | I | Chip Select |
| BA ₀ , BA ₁ | I | Bank Address | DQ ₀ to DQ ₆₃ | I/O | Data Input/Data Output |
| \overline{RAS} | I | Row Address Strobe | V _{CC} | — | Power Supply (+3.3 V) |
| \overline{CAS} | I | Column Address Strobe | V _{SS} | — | Ground (0 V) |
| \overline{WE} | I | Write Enable | N.C. | — | No Connection |
| DQMB ₀ to DQMB ₇ | I | Data (DQ) Mask | SCL | I | Serial PD Clock |
| CLK ₀ , CLK ₁ | I | Clock Input | SDA | I/O | Serial PD Address/Data Input/Output |
| CKE ₀ | I | Clock Enable | | | |

MB8504S064CE-100/-100L

■ SERIAL-PD INFORMATION

| Byte | Function Described | Hex Value | |
|-----------|--|------------------|-----------|
| | | | -100/100L |
| 0 | Defines Number of Bytes Written into Serial Memory at Module Manufacture | 128 Byte | 80h |
| 1 | Total Number of Bytes of SPD Memory Device | 256 Byte | 08h |
| 2 | Fundamental Memory Type | SDRAM | 04h |
| 3 | Number of Row Addresses | 12 | 0Ch |
| 4 | Number of Column Addresses | 8 | 08h |
| 5 | Number of Module Banks | 1 bank | 01h |
| 6 | Data Width | 64 bit | 40h |
| 7 | Data Width (Continuation) | +0 | 00h |
| 8 | Interface Type | LVTTL | 01h |
| 9 | SDRAM Cycle Time (Highest CAS Latency) | 10 ns | A0h |
| 10 | SDRAM Access from Clock (Highest CAS Latency) | 8.5 ns | 85h |
| 11 | DIMM Configuration Type | Non-Parity | 00h |
| 12 | Refresh Rate/Type | Self, Normal | 80h |
| 13 | Primary SDRAM Width | ×16 | 10h |
| 14 | Error Checking SDRAM Width | 0 | 00h |
| 15 | Minimum Clock Delay for Back to Back Random Column Addresses | 1 Cycle | 01h |
| 16 | Burst Lengths Supported | 1, 2, 4, 8, Page | 8Fh |
| 17 | Number of Banks on Each SDRAM Device | 4 bank | 04h |
| 18 | CAS Latency | 2, 3 | 06h |
| 19 | CS Latency | 0 | 01h |
| 20 | Write Latency | 0 | 01h |
| 21 | SDRAM Module Attributes | UN-buffer | 00h |
| 22 | SDRAM Device Attributes | *1 | 0Eh |
| 23 | SDRAM Cycle Time (2nd. Highest CAS Latency) | 15 ns | F0h |
| 24 | SDRAM Access from Clock (2nd. Highest CAS Latency) | 9 ns | 90h |
| 25 | SDRAM Cycle Time (3rd. Highest CAS Latency) | No Support | 00h |
| 26 | SDRAM Access from Clock (3rd. Highest CAS Latency) | No Support | 00h |
| 27 | Precharge to Activate Min. (t_{RP}) | 30 ns | 1Eh |
| 28 | Row Activate to Row Activate Min. (t_{RRD}) | 20 ns | 14h |
| 29 | RAS to CAS Delay Min. (t_{RCD}) | 30 ns | 1Eh |
| 30 | Activate to Precharge Minimum Time (t_{RAS}) | 60 ns | 3Ch |
| 31 | Module Bank Density | 32 MByte | 08h |
| 32 to 61 | Unused Storage Locations | — | 00h |
| 62 | SPD Data Revision Code | 1 | 01h |
| 63 | Checksum for Byte 0 to 62 | *2 | 56h |
| 64 to 98 | Manufacturer's Information: Unused Storage | — | 00h |
| 99 to 125 | Vendor Specific Data: Unused Storage | — | 00h |
| 126 | Intel Specification Frequency | 66 MHz | 66h |
| 127 | Intel Specification Details for 66 MHz Support | CL=2, 3 | 8Fh |
| 128+ | Unused Storage Locations | — | — |

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

*1. SDRAM Device Attributes


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------|------|-------------------------------------|-------------------------------------|-----------------------------|------------------------|-------------------------|------------------------------|
| TBD | TBD | Upper V_{CC} tolerance 0 = 10% | Lower V_{CC} tolerance 0 = 10% | Supports Write 1/Read Burst | Supports Precharge All | Supports Auto-Precharge | Supports Early RAS Precharge |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

*2. Checksum for Bytes 0 to 62

This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.

MB8504S064CE-100/-100L

■ BLOCK DIAGRAM



MB8504S064CE-100/-100L

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value | | Unit |
|-----------------------|-----------|-------|------|------|
| | | Min. | Max. | |
| Supply Voltage* | V_{CC} | -0.5 | +4.6 | V |
| Input Voltage* | V_{IN} | -0.5 | +4.6 | V |
| Output Voltage* | V_{OUT} | -0.5 | +4.6 | V |
| Storage Temperature | T_{STG} | -55 | +125 | °C |
| Power Dissipation | P_D | — | 4.0 | W |
| Output Current (D.C.) | I_{OUT} | -50 | +50 | mA |


* : Voltages referenced to V_{SS} (= 0 V)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Value | | | Unit |
|--------------------------------|-------|----------|-------|------|--------------|------|
| | | | Min. | Typ. | Max. | |
| Supply Voltage | *1 | V_{CC} | 3.0 | 3.3 | 3.6 | V |
| | | V_{SS} | 0 | 0 | 0 | V |
| Input High Voltage, All Inputs | *1, 2 | V_{IH} | 2.0 | — | $V_{CC}+0.5$ | V |
| Input Low Voltage, All Inputs | *1, 3 | V_{IL} | -0.5 | — | 0.8 | V |
| Ambient Temperature | | T_A | 0 | — | +70 | °C |

*1. Voltages referenced to V_{SS} (= 0 V)



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB8504S064CE-100/-100L

■ CAPACITANCE

($V_{CC} = +3.3\text{ V}$, $f = 1\text{ MHz}$, $T_A = +25^\circ\text{C}$)

| Parameter | | Symbol | Value | | Unit |
|--------------------------|---|-----------|-------|------|------|
| | | | Min. | Max. | |
| Input Capacitance | A_0 to A_{11} , BA_0 , BA_1 | C_{IN1} | — | 34 | pF |
| | \overline{RAS} , \overline{CAS} , \overline{WE} | C_{IN2} | — | 33 | pF |
| | \overline{CS}_0 | C_{IN3} | — | 29 | pF |
| | CKE_0 | C_{IN4} | — | 28 | pF |
| | CLK_0 , CLK_1 | C_{IN5} | — | 34 | pF |
| | $DQMB_0$ to $DQMB_7$ | C_{IN6} | — | 13 | pF |
| | SCL | C_{SCL} | — | 7 | pF |
| Input/Output Capacitance | SDA | C_{SDA} | — | 7 | pF |
| | DQ_0 to DQ_{63} | C_{DQ} | — | 13 | pF |

MB8504S064CE-100/-100L

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

| Parameter | Notes | Symbol | Condition | Value | | Unit | |
|--|-------|--------------------|--|-------|-----------|------|----------|
| | | | | Min. | Max. | | |
| | | | | | Std. ver. | | Low ver. |
| Operating Current (Average Power Supply Current) | *3 | I _{CC1S} | Burst: Length = 1 t _{RC} = min for BL = 1 t _{CK} = min One Bank Active, Outputs Open Addresses changed up to 1-time during t _{CK} (min.) 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 360 | | mA |
| Precharge Standby Current (Power Supply Current) | *3 | I _{CC2P} | CKE = V _{IL} , All Banks Idle t _{CK} = min, Power Down Mode 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 8 | 4 | mA |
| | | I _{CC2PS} | CKE = V _{IL} , All Banks Idle CLK = H or L, Power Down Mode 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 4 | 2 | mA |
| | | I _{CC2N} | CKE = V _{IH} , All Banks Idle, t _{CK} = min NOP commands only, Input signals (except to CMD) are changed 1-time during 3 clock cycles 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 40 | | mA |
| | | I _{CC2NS} | CKE = V _{IH} , All Banks Idle CLK = H or L, Input signal are stable 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 8 | | mA |
| Active Standby Current (Power Supply Current) | *3 | I _{CC3P} | CKE = V _{IL} , Any Bank Active t _{CK} = min. 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 8 | 4 | mA |
| | | I _{CC3PS} | CKE = V _{IL} , Any Bank Active CLK = H or L 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 4 | 2 | mA |
| | | I _{CC3N} | CKE = V _{IH} , Any Bank Active t _{CK} = min., NOP commands only, Input signals (except to CMD) are changed 1-time during 3 clock cycles 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 60 | | mA |
| | | I _{CC3NS} | CKE = V _{IH} , Any Bank Active CLK = H or L 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 8 | | mA |

(Continued)

MB8504S064CE-100/-100L

(Continued)

| Parameter | Notes | Symbol | Condition | Value | | Unit | |
|---|-------|-------------------|---|-------|-----------|------|----------|
| | | | | Min. | Max. | | |
| | | | | | Std. ver. | | Low ver. |
| Burst Mode Current (Average Power Supply Current) | *3 | I _{CC4} | t _{CK} = min, Burst Length = 4 Outputs Open, All Banks Active Gapless Data 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 340 | | mA |
| Auto-refresh Current (Average Power Supply Current) | *3 | I _{CC5} | Auto Refresh t _{CK} = min t _{RC} = min 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 680 | | mA |
| Self-refresh Current (Average Power Supply Current) | *3 | I _{CC6} | Self-Refresh t _{CK} = min. CKE ≤ 0.2 V 0 V ≤ V _{IN} ≤ V _{IL} (max.) V _{IH} (min.) ≤ V _{IN} ≤ V _{CC} | — | 4 | 2 | mA |
| Input Leakage Current (All Inputs) | | I _{I(L)} | 0 V ≤ V _{IN} ≤ V _{CC} All other pins not under test = 0 V | -20 | 20 | | μA |
| Output Leakage Current | | I _{O(L)} | 0 V ≤ V _{IN} ≤ V _{CC} Output is disabled (Hi-Z) | -5 | 5 | | μA |
| LVTTL Output High Voltage | *4 | V _{OH} | I _{OH} = -2.0 mA | 2.4 | — | | V |
| LVTTL Output Low Voltage | *4 | V _{OL} | I _{OL} = +2.0 mA | — | 0.4 | | V |

- Notes:**
- *1. An initial pause (DESL on NOP) of 200 μs is required after power-on followed by a minimum of eight Auto-refresh cycles.
 - *2. DC characteristics is the Serial PD standby state (V_{IN} = V_{SS} or V_{CC}).
 - *3. I_{CC} depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.
 - *4. Voltages referenced to V_{SS} = V_{SSQ} (= 0 V)

MB8504S064CE-100/-100L

■ AC CHARACTERISTICS

(1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| No. | Parameter | Notes | Symbol | MB8504S064CE -100/100L | | Unit |
|-----|---|--------|-------------------|---------------------------|------|------|
| | | | | Min. | Max. | |
| 1 | Clock Period | CL = 3 | t _{CK3} | 10 | — | ns |
| | | CL = 2 | t _{CK2} | 15 | — | ns |
| 2 | Clock High Time | | t _{CH} | 3.5 | — | ns |
| 3 | Clock Low Time | | t _{CL} | 3.5 | — | ns |
| 4 | Input Setup Time | | t _{SI} | 3 | — | ns |
| 5 | Input Hold Time | | t _{HI} | 1 | — | ns |
| 6 | Output Valid from Clock (t _{CLK} = min) | CL = 3 | t _{AC3} | — | 8.5 | ns |
| | | CL = 2 | t _{AC2} | — | 9 | |
| 7 | Output in Low-Z | *6 | t _{LZ} | 0 | — | ns |
| 8 | Output in High-Z | CL = 3 | t _{HZ3} | 3 | 8.5 | ns |
| | | CL = 2 | t _{HZ2} | 3 | 9 | ns |
| 9 | Output Hold Time | *6 | t _{OH} | 3 | — | ns |
| 10 | Time between Refresh | | t _{REF} | — | 65.6 | ms |
| 11 | Transition Time | | t _r | 0.5 | 2 | ns |
| 12 | CKE Setup Time for Power Down Exit Time | | t _{CKSP} | 3 | — | ns |

(2) BASE VALUES FOR CLOCK COUNT/LATENCY

| No. | Parameter | Notes | Symbol | MB8504S064CE -100/100L | | Unit |
|-----|---|--------|-------------------|---------------------------|--------|------|
| | | | | Min. | Max. | |
| 1 | $\overline{\text{RAS}}$ Cycle Time | *7 | t _{RC} | 90 | — | ns |
| 2 | $\overline{\text{RAS}}$ Precharge Time | | t _{RP} | 30 | — | ns |
| 3 | $\overline{\text{RAS}}$ Active Time | | t _{RAS} | 60 | 110000 | ns |
| 4 | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | *8 | t _{RCD} | 30 | — | ns |
| 5 | Write Recovery Time | | t _{WR} | 10 | — | ns |
| 6 | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Bank Active Delay Time | | t _{RRD} | 20 | — | ns |
| 7 | Data-in to Precharge Lead Time | | t _{DPL} | 10 | — | ns |
| 8 | Data-in to Active/Refresh Command Period | CL = 3 | t _{DAL3} | 2 cyc + t _{RP} | — | ns |
| | | CL = 2 | t _{DAL2} | 1 cyc + t _{RP} | — | ns |
| 9 | Mode Register Set Cycle Time | | t _{RSC} | 20 | — | ns |

MB8504S064CE-100/-100L

(3) CLOCK COUNT FORMULA (*9)


$$\text{Clock} \geq \frac{\text{Base Value}}{\text{Clock Period}} \quad (\text{Round off a whole number})$$

(4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

| No. | Parameter | Symbol | MB8504S064CE -100/100L | Unit | |
|-----|--|-------------------|---------------------------|-------|-------|
| 1 | CKE to Clock Disable | I _{CKE} | 1 | Cycle | |
| 2 | DQM to Output in High-Z | I _{DQZ} | 2 | Cycle | |
| 3 | DQM to Input Data Delay | I _{DQD} | 0 | Cycle | |
| 4 | Last Output to Write Command Delay | I _{OWD} | 2 | Cycle | |
| 5 | Write Command to Input Data Delay | I _{DWD} | 0 | Cycle | |
| 6 | Precharge to Output in High-Z Delay | CL = 3 | I _{ROH3} | 3 | Cycle |
| | | CL = 2 | I _{ROH2} | 2 | Cycle |
| 7 | Burst Stop Command to Output in High-Z Delay | CL = 3 | I _{BSH3} | 3 | Cycle |
| | | CL = 2 | I _{BSH2} | 2 | Cycle |
| 8 | $\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ Delay (min) | I _{CCD} | 1 | Cycle | |
| 9 | $\overline{\text{CAS}}$ Bank Delay (min) | I _{CBD} | 1 | Cycle | |

- Notes:**
- *1. An initial pause (DESL on NOP) of 200 μ s is required after power-up followed by a minimum of eight Auto-refresh cycles.
 - *2. 1.4 V or V_{REF} is the reference level for measuring timing of signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *3. AC characteristics assume t_r = 1 ns and 50 pF of capacitive load.
 - *4. Maximum value of CL = 2 depends on t_{CK}.
 - *5. t_{AC} also specifies the access time at burst mode except for first access.
 - *6. Specified where output buffer is no longer driven. t_{OH}, t_{LZ}, and t_{HZ} define the times at which the output level achieves ± 200 mV.
 - *7. Actual clock count of t_{RC} (I_{RC}) will be sum of clock count of t_{RAS} (I_{RAS}) and t_{RP} (I_{RP}).
 - *8. Operation within the t_{RCD} (min) ensures that access time is determined by t_{RCD} (min) + t_{AC} (max); if t_{RCD} is greater than the specified t_{RCD} (min), access time is determined by t_{CAC} and t_{AC}.
 - *9. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
All clock counts are calculated by a simple formula:
clock count equals base value divided by clock period (round off to a whole number).

*Source: See MB81F641642C Data Sheet for details on the electrical.

MB8504S064CE-100/-100L**■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)**

MB8504S064CE-100/-100L

■ SERIAL PRESENCE DETECT (SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA₀, SA₁, SA₂ (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA₀, SA₁, SA₂) are driven to V_{SS} on the module.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



MB8504S064CE-100/-100L

ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminate further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.

SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA₀, SA₁ and SA₂ inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to V_{SS} on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When R/W bit is “1”, a read operation is selected, when R/W bit is “0”, a write operation is selected.

Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA₀, SA₁, and SA₂ inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.

Fig. 2 – SLAVE ADDRESS


| DEVICE TYPE IDENTIFIER | | | | DEVICE ADDRESS | | | |
|------------------------|---|---|---|-----------------|-----------------|-----------------|-----|
| 1 | 0 | 1 | 0 | SA ₂ | SA ₁ | SA ₀ | R/W |

MB8504S064CE-100/-100L

3. READ OPERATIONS


CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/\bar{W} bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



RANDOM READ

Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/\bar{W} bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/\bar{W} bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.




MB8504S064CE-100/-100L

SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter “rolls over” to address0 and the SPD continues to output data for each acknowledge received.



4. DC CHARACTERISTICS

| Parameter | Note | Symbol | Condition | Value | | Unit |
|------------------------|------|-----------|---------------------------------------|-------|------|---------------|
| | | | | Min. | Max. | |
| Input Leakage Current | | S_{ILI} | $0\text{ V} \leq V_{IN} \leq V_{CC}$ | -10 | 10 | μA |
| Output Leakage Current | | S_{ILO} | $0\text{ V} \leq V_{OUT} \leq V_{CC}$ | -10 | 10 | μA |
| Output Low Voltage | *1 | S_{VOL} | $I_{OL} = 3.0\text{ mA}$ | — | 0.4 | V |


Note: *1. Referenced to V_{SS} .

MB8504S064CE-100/-100L

5. AC CHARACTERISTICS

| No. | Parameter | Symbol | Value | | Unit |
|-----|--|--------------|-------|------|---------|
| | | | Min. | Max. | |
| 1 | SCL Clock Frequency | f_{SCL} | — | 100 | KHz |
| 2 | Noise Suppression Time Constant at SCL, SDA Inputs | T_I | — | 100 | ns |
| 3 | SCL Low to SDA Data Out Valid | t_{AA} | — | 3.5 | μ s |
| 4 | Time the Bus Must Be Free Before a New Transmission Can Start | t_{BUF} | 4.7 | — | μ s |
| 5 | Start Condition Hold Time | $t_{HD:STA}$ | 4.0 | — | μ s |
| 6 | Clock Low Period | t_{LOW} | 4.7 | — | μ s |
| 7 | Clock High Period | t_{HIGH} | 4.0 | — | μ s |
| 8 | Start Condition Setup Time | $t_{SU:STA}$ | 4.7 | — | μ s |
| 9 | Data in Hold Time | $t_{HD:DAT}$ | 0 | — | μ s |
| 10 | Data in Setup Time | $t_{SU:DAT}$ | 250 | — | ns |
| 11 | SDA and SCL Rise Time | t_r | — | 1 | μ s |
| 12 | SDA and SCL Fall Time | t_f | — | 300 | ns |
| 13 | Stop Condition Setup Time | $t_{SU:STO}$ | 4.7 | — | μ s |
| 14 | Data Out Hold Time | t_{DH} | 100 | — | ns |
| 15 | Write Cycle Time | t_{WR} | — | 15 | ms |


Fig. 6 – TIMING WAVEFORM



MB8504S064CE-100/-100L

■ PACKAGE DIMENSION

144-pin plastic DIMM (socket type)
(MDS-144P-P08)



© 1997 FUJITSU LIMITED M144008SC-2-2

Dimension in mm (inches).

MB8504S064CE-100/-100L

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

<http://www.fujitsu-edo.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

<http://www.fmap.com.sg/>

F9812

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.