# M2S28D20/30/40ATP

Jun,'00 Preliminary

128M Double Data Rate Synchronous DRAM

#### **PRELIMINARY**

Some of contents are subject to change without notice.

#### DESCRIPTION

M2S28D20ATP is a 4-bank x 8388608-word x 4-bit,

M2S28D30ATP is a 4-bank x 4194304-word x 8-bit,

M2S28D40ATP is a 4-bank x 2097152-word x 16-bit.

double data rate synchronous DRAM, with SSTL\_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output data and data strobe are referenced on both edges of CLK. The M2S28D20/30/40ATP achieves very high speed data rate up to 133MHz, and are suitable for main memory in computer systems.


#### **FEATURES**

- Vdd=Vddq=2.5V+0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions with CLK transitions edges of DQS
- Commands entered on each positive CLK edge;
- data and data mask referenced to both edges of DQS
- 4 bank operation controlled by BA0, BA1 (Bank Address)
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge controlled by A10
- 4096 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-11 / Column address A0-9,11(x4)/ A0-9(x8)/ A0-8(x16)
- SSTL 2 Interface
- 400-mil, 66-pin Thin Small Outline Package (TSOP II)
- FET switch control(/QFC) for x4/ x8
- JEDEC standard

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

#### PIN CONFIGURATION(TOP VIEW)



CLK,/CLK : Master Clock A0-11 : Address Input
CKE : Clock Enable BA0,1 : Bank Address Input
/CS : Chip Select Vdd : Power Supply

/RAS : Row Address Strobe VddQ : Power Supply for Output

VssQ

: Ground for Output

/CAS : Column Address Strobe Vss : Ground


DQ0-7 : Data I/O
DQS : Data Strobe
DM : Write Mask

/WE

/OFC : FET Switch Control for x4/x8


: Write Enable

Vref : Reference Voltage



#### **Type Designation Code**

This rule is applied to only Synchronous DRAM family.



# MITSUBISHI LSIS M2S28D20/ 30/ 40ATP

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

# **PIN FUNCTION**


SYMBOL	ТҮРЕ	DESCRIPTION
CLK, /CLK	Input	Clock: CLK and /CLK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of /CLK. Output (read) data is referenced to the crossings of CLK and /CLK (both directions of crossing).
CKE	Input	Clock Enable: CKE controls internal clock. When CKE is low, internal clock for the following cycle is ceased. CKE is also used to select auto / self refresh. After self refresh mode is started, CKE becomes asynchronous input. Self refresh is maintained as long as CKE is low.
/CS	Input	Chip Select: When /CS is high, any command means No Operation.
/RAS, /CAS, /WE	Input	Combination of /RAS, /CAS, /WE defines basic commands.
A0-11	Input	A0-11 specify the Row / Column Address in conjunction with BA0,1. The Row Address is specified by A0-11. The Column Address is specified by A0-9,11(x4), A0-9(x8) and A0-8(x16). A10 is also used to indicate precharge option. When A10 is high at a read / write command, an auto precharge is performed. When A10 is high at a precharge command, all banks are precharged.
BA0,1	Input	Bank Address: BA0,1 specifies one of four banks to which a command is applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.
DQ0-15(x16), DQ0-7(x8), DQ0-3(x4),	Input / Output	Data Input/Output: Data bus
DQS	Input / Output	Data Strobe: Output with read data, input with write data. Edge- aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS correspond to the data on DQ8-DQ15
/QFC	Output	FET Control: Optional. Output during every Read and Write access. Can be used to control isolation switches on modules. Open drain output.
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS.  Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7; UDM corresponds to the data on DQ8-DQ15.
Vdd, Vss	Power Supply	Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ	Power Supply	VddQ and VssQ are supplied to the Output Buffers only.
Vref	Input	SSTL_2 reference voltage.

Jun,'00 Preliminary

128M Double Data Rate Synchronous DRAM

#### **BASIC FUNCTIONS**

The M2S28D20/30/40ATP provides basic functions, bank (row) activate, burst read / write, bank (row) precharge, and auto / self refresh. Each command is defined by control signals of /RAS, /CAS and /WE at CLK rising edge. In addition to 3 signals, /CS, CKE and A10 are used as chip select, refresh option, and precharge option, respectively. To know the detailed definition of commands, please see the command truth table.



#### Activate (ACT) [/RAS =L, /CAS =/WE =H]

ACT command activates a row in an idle bank indicated by BA.

#### Read (READ) [/RAS = H, /CAS = L, /WE = H]

READ command starts burst read from the active bank indicated by BA. First output data appears after /CAS latency. When A10 =H at this command, the bank is deactivated after the burst read (autoprecharge, **READA**)

#### Write (WRITE) [/RAS =H, /CAS =/WE =L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is set by burst length. When A10 =H at this command, the bank is deactivated after the burst write (auto-precharge, **WRITEA**)

#### Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read /write operation. When A10 =H at this command, all banks are deactivated (precharge all, **PREA**).

#### Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]

REFA command starts auto-refresh cycle. Refresh address including bank address are generated internally. After this command, the banks are precharged automatically.

Jun,'00 Preliminary

# M2S28D20/ 30/ 40ATP 128M Double Data Rate Synchronous DRAM

#### **COMMAND TRUTH TABLE**

COMMAND	MNEMONIC	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	BA0,1	A10 /AP	A0-9,	note
Deselect	DESEL	Н	X	Н	X	X	X	X	X	X	
No Operation	NOP	Н	X	L	Н	Н	Н	X	X	X	
Row Address Entry & Bank Activate	ACT	Н	Н	L	L	Н	Н	V	V	V	
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	V	L	X	
Precharge All Banks	PREA	Н	Н	L	L	Н	L	X	Н	X	
Column Address Entry & Write	WRITE	Н	Н	L	Н	L	L	V	L	V	
Column Address Entry & Write with Auto-Precharge	WRITEA	Н	Н	L	Н	L	L	V	Н	V	
Column Address Entry & Read	READ	Н	Н	L	Н	L	Н	V	L	V	
Column Address Entry & Read with Auto-Precharge	READA	Н	Н	L	Н	L	Н	V	Н	V	
Auto-Refresh	REFA	Н	Н	L	L	L	Н	X	X	X	
Self-Refresh Entry	REFS	Н	L	L	L	L	Н	X	X	X	
G.16 D. C 1. F. 14	DEEGN	L	Н	Н	X	X	X	X	X	X	
Self-Refresh Exit	REFSX	L	Н	L	Н	Н	Н	X	X	X	
Burst Terminate	TERM	Н	Н	L	Н	Н	L	X	X	X	1
Mode Register Set	MRS	Н	Н	L	L	L	L	L	L	V	2

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

#### NOTE:

- 1. Applies only to read bursts with autoprecharge disabled; this command is undefined (and should not be used) for read bursts with autoprecharge enabled, and for write bursts.
- 2. BA0-BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0=1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A11 provide the op-code to be written to the selected Mode Register.

# M2S28D20/30/40ATP

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

# **FUNCTION TRUTH TABLE**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
IDLE	Н	X	X	X	X	DESEL	NOP	
	L	Н	Н	Н	X	NOP	NOP	
	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	Bank Active, Latch RA	
	L	L	Н	L	BA, A10	PRE / PREA	NOP	4
	L	L	L	Н	X	REFA	Auto-Refresh	5
	L	L	L	L	Op-Code, Mode- Add	MRS	Mode Register Set	5
ROW ACTIVE	Н	X	X	X	X	DESEL	NOP	
	L	Н	Н	Н	X	NOP	NOP	
	L	Н	Н	L	BA	TERM	NOP	
	L	Н	L	Н	BA, CA, A10	READ / READA	Begin Read, Latch CA, Determine Auto-Precharge	
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge	
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / Precharge All	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
READ(Auto-	Н	X	X	X	X	DESEL	NOP (Continue Burst to END)	
Precharge	L	Н	Н	Н	X	NOP	NOP (Continue Burst to END)	
Disabled)	L	Н	Н	L	BA	TERM	Terminate Burst	
	L	Н	L	Н	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto- Precharge	3
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	

# M2S28D20/30/40ATP

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

# **FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
WRITE(Auto-	Н	X	X	X	X	DESEL	NOP (Continue Burst to END)	
Precharge	L	Н	Н	Н	X	NOP	NOP (Continue Burst to END)	
Disabled)	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin Read, Determine Auto-Precharge	3
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto-Precharge	3
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
DEAD 3	Н	X	X	X	X	DESEL	NOP (Continue Burst to END)	
READ with Auto-Precharge	L	Н	Н	Н	X	NOP	NOP (Continue Burst to END)	
Auto-Precharge	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL	
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / ILLEGAL	2
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
WIDIES 14	Н	X	X	X	X	DESEL	NOP (Continue Burst to END)	
WRITE with Auto-Precharge	L	Н	Н	Н	X	NOP	NOP (Continue Burst to END)	
Auto-Precharge	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ / READA	ILLEGAL	
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / ILLEGAL	2
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	

Jun,'00 Preliminary

# M2S28D20/ 30/ 40ATP 128M Double Data Rate Synchronous DRAM

# **FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
PRE-	Н	X	X	X	X	DESEL	NOP (Idle after tRP)	
CHARGING	L	Н	Н	Н	X	NOP	NOP (Idle after tRP)	
	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	NOP (Idle after tRP)	4
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
DOW	Н	X	X	X	X	DESEL	NOP (Row Active after tRCD)	
ROW ACTIVATING	L	Н	Н	Н	X	NOP	NOP (Row Active after tRCD)	
ACIIVAIINO	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	2
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
WDITE DE	Н	X	X	X	X	DESEL	NOP	
WRITE RE- COVERING	L	Н	Н	Н	X	NOP	NOP	
COVERING	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	2
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	

# MITSUBISHI LSIS M2S28D20/ 30/ 40ATP

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

# **FUNCTION TRUTH TABLE (continued)**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
REFRESHING	Н	X	X	X	X	DESEL	NOP (Idle after tRC)	
	L	Н	Н	Н	X	NOP	NOP (Idle after tRC)	
	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
MODE	Н	X	X	X	X	DESEL	NOP (Row Active after tRSC)	
REGISTER	L	Н	Н	Н	X	NOP	NOP (Row Active after tRSC)	
SETTING	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	

#### ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

#### NOTES:

- 1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.

# M2S28D20/30/40ATP

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

# **FUNCTION TRUTH TABLE for CKE**

Current State	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	Address	Action	Notes
SELF-	Н	X	X	X	X	X	X	INVALID	1
REFRESHING	L	Н	Н	X	X	X	X	Exit Self-Refresh (Idle after tRC)	1
	L	Н	L	Н	Н	Н	X	Exit Self-Refresh (Idle after tRC)	1
	L	Н	L	Н	Н	L	X	ILLEGAL	1
	L	Н	L	Н	L	X	X	ILLEGAL	1
	L	Н	L	L	X	X	X	ILLEGAL	1
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)	1
POWER	Н	X	X	X	X	X	X	INVALID	
DOWN	L	Н	X	X	X	X	X	Exit Power Down to Idle	
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)	
ALL BANKS	Н	Н	X	X	X	X	X	Refer to Function Truth Table	2
IDLE	Н	L	L	L	L	Н	X	Enter Self-Refresh	2
	Н	L	Н	X	X	X	X	Enter Power Down	2
	Н	L	L	Н	Н	Н	X	Enter Power Down	2
	Н	L	L	Н	Н	L	X	ILLEGAL	2
	Н	L	L	Н	L	X	X	ILLEGAL	2
	Н	L	L	L	X	X	X	ILLEGAL	2
	L	X	X	X	X	X	X	Refer to Current State =Power Down	2
ANIX CTATE	Н	Н	X	X	X	X	X	Refer to Function Truth Table	
ANY STATE other than listed	Н	L	X	X	X	X	X	Begin CLK Suspend at Next Cycle	3
above	L	Н	X	X	X	X	X	Exit CLK Suspend at Next Cycle	3
	L	L	X	X	X	X	X	Maintain CLK Suspend	


#### ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

#### NOTES:

- 1. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- $2.\ Power-Down\ and\ Self-Refresh\ can\ be\ entered\ only\ from\ the\ All\ Banks\ Idle\ State.$
- 3. Must be legal command.

# SIMPLIFIED STATE DIAGRAM



Jun,'00 Preliminary


# 128M Double Data Rate Synchronous DRAM

# **POWER ON SEQUENCE**

Before starting normal operation, the following power on sequence is necessary to prevent a SDRAM from damaged or multifunctioning.

- 1. Apply VDD before or the same time as VDDQ
- 2. Apply VDDQ before or at the same time as VTT & Vref
- 3. Maintain stable condition for 200us after stable power and CLK, apply NOP or DSEL
- 4. Issue precharge command for all banks of the device
- 5. Issue EMRS
- 6. Issue MRS for the Mode Register and to reset the DLL
- 7. Issue 2 or more Auto Refresh commands
- 8. Maintain stable condition for 200 cycle

After these sequence, the DDR SDRAM is idle state and ready for normal operation.




Enable

Jun,'00 Preliminary

128M Double Data Rate Synchronous DRAM

#### **EXTENDED MODE REGISTER**

DLL disable / enable mode can be programmed by setting the extended mode register (EMRS). The extended mode register stores these data until the next EMRS command, which may be issued when all banks are in idle state. After tRSC from a EMRS command, the DDR SDRAM is



# Jun,'00 Preliminary

/CLK CLK									
Command	Read	1	, ,	,				Write	1 1
Address	Y					·		Y	
DQS DQ	1		Q0 Q1	Q2 Q3	1	1	1	1	D0 D1 D2 D3
CL= BL=	/CAS		Burst Lengt						Burst Length

Initia	al Ado	lress	BL		Column Addressing														
A2	A1	A0					Seque	ential						Interleaved					
0	0	0		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1		3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	8	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
_	0	0		0	1	2	3					0	1	2	3				
_	0	1		1	2	3	0					1	0	3	2				
_	1	0	4	2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0				
_	_	0		0	1							0	1		•				
_	-	1	2	1	0							1	0						

Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply Voltage	with respect to Vss	-0.5 ~ 3.7	V
VddQ	Supply Voltage for Output	with respect to VssQ	-0.5 ~ 3.7	V
VI	Input Voltage	with respect to Vss	-0.5 ~ Vdd+0.5	V
VO	Output Voltage	with respect to VssQ	-0.5 ~ VddQ+0.5	V
IO	Output Current		50	mA
Pd	Power Dissipation	$Ta = 25$ $^{\circ}C$	1000	mW
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-65 ~ 150	°C

#### **DC OPERATING CONDITIONS**

 $(Ta=0 \sim 70^{\circ}C, unless otherwise noted)$ 

Symbol	Parameter		Limits		Unit	Notes
Symbol	r arameter	M in.	Typ.	Max.	Ullit	Notes
V dd	Supply Voltage	2.3	2.5	2.7	V	
VddQ	Supply Voltage for Output	2.3	2.5	2.7	V	
Vref	Input Reference Voltage	0.49*V ddQ	0.50*V ddQ	0.51*V ddQ	V	5
VIH(DC)	High-Level Input Voltage	Vref + 0.18		V ddQ +0.3	V	
VIL(DC)	Low-Level Input Voltage	-0.3		Vref - 0.18	V	
VIN(DC)	Input Voltage Level, CLK and /CLK	-0.3		V ddQ + 0.3	V	
VID(DC)	Input Differential Voltage, CLK and /CLK	0.36		V ddQ + 0.6	V	7
VTT	I/O Termination Voltage	Vref - 0.04		Vref + 0.04	V	6

# **CAPACITANCE**

 $(Ta=0 \sim 70^{\circ}C, Vdd = VddQ = 2.5V \pm 0.2V, Vss = VssQ = 0V, unless otherwise noted)$ 

Symbol	Parameter	Test Condition	Liı	nits	Delta	Unit	Notes	
Symbol	r arameter	Test Condition	Min.	Max.	Cap.(Max.)	Om	Notes	
CI(A)	Input Capacitance, address pin		2.0	3.0	0.50	pF	11	
CI(C)	Input Capacitance, control pin	VI=1.25v	2.0	3.0	0.30	pF	11	
CI(K)	Input Capacitance, CLK pin	f=100MHz	2.0	3.0	0.25	pF	11	
CI/O	I/O Capacitance, I/O, DQS, DM pin	VI=25mVrms	4.0	5.0	0.50	pF	11	
CO(QF)	Output Capacitance, /QFC		2.0	3.0	0.30	рF	11	

# **AVERAGE SUPPLY CURRENT from Vdd**

 $(Ta=0 \sim 70^{\circ}C, Vdd = VddQ = 2.5V \pm 0.2V, Vss = VssQ = 0V, Output Open, unless otherwise noted)$ 

Symbol	Parameter/Test Conditions	Organization	Limits(Max.)		Unit	Notes
	rarameter/rest Conditions	Organization	-75	-10	Unit	Notes
IDD0	OPERATING CURRENT: One Bank; Active-Precharge; t RC = t RC MIN; t CK = t CK MIN; DQ, DM and DQS inputs changing twice per clock cycle; address	x4	105	95		
		x8	110	105		
	and control inputs changing once per clock cycle		120	115		
IDD1	OPERATING CURRENT: One Bank; Active-Read-Precharge;	x4	110	100		
	Burst = 2; t RC = t RC MIN; CL = 2.5; t CK = t CK MIN; IOUT= 0mA; Address and control inputs changing once per clock cycle	x8	115	110		
		x16	135	130	1	
IDD2P	PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; powerdown mode; CKE < VIL (MAX); t CK = t CK MIN	x4/x8/x16	20	20		
IDD2N	IDLE STANDBY CURRENT: /CS $\geq$ VIH (MIN); All banks idle; CKE $\geq$ VIH (MIN); t CK = t CK MIN; Address and other control inputs changing once per clock cycle	x4/x8/x16	40	40		
IDD3P	ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; power-down mode; CKE $\leq$ VIL (MAX); t CK = t CK MIN	x4/x8/x16	40	40	mA	
	ACTIVE STANDBY CURRENT: $/$ CS $\geq$ VIH (MIN); CKE $\geq$ VIH (MIN); One	x4	60	55	1	
IDD3N	bank; Active-Precharge; t RC = t RAS MAX; t CK = t CK MIN; DQ,DM and DQS inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	x8	65	60		
		x16	75	70	1	
	OPERATING CURRENT: Burst = 2; Reads; Continuous burst;One bank active;	. x4 150	150	140	Ī	
IDD4R	Address and control inputs changing once per clock cycle; $CL=2.5$ ; $t CK = t CK$	x8	170	160	1	
	MIN; IOUT = 0 mA	x16	210	200		
	OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active;	x4	145	135	1	
IDD4W	Address and control inputs changing once per clock cycle; $CL=2.5$ ; $t CK = t CK$	x8	165	155		
	MIN;DQ, DM and DQS inputs changing twice per clock cycle	x16	200	180		
IDD5	AUTO REFRESH CURRENT: t RC = t RFC (MIN)	x4/x8/x16	190	180		
IDD6	SELF REFRESH CURRENT: CKE $\leq$ 0.2V	x4/x8/x16	3	3		9

# AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(Ta=0 \sim 70^{\circ}C, Vdd = VddQ = 2.5V \pm 0.2V, Vss = VssQ = 0V, Output Open, unless otherwise noted)$ 

Symbol	Donomoton / Took Conditions	Lin	II	N o to o	
	Parameter / Test Conditions	M in.	Max.	U nit	Notes
VIH(AC)	High-Level Input Voltage (AC)	Vref + 0.35		V	
VIL(AC)	Low-Level Input Voltage (AC)		Vref - 0.35	V	
VID(AC)	Input Differential Voltage, CLK and /CLK	0.7	VddQ + 0.6	V	7
VIX(AC)	Input Crossing Point Voltage, CLK and /CLK	0.5 * V d d Q - 0.2	0.5*VddQ + 0.2	V	8
IO Z	Off-state Output Current /Q floating Vo=0~VddQ	-5	5	μΑ	
II	Input Current / VIN = 0 ~ VddQ	- 2	2	μΑ	
ІО Н	Output High Current (VOUT = 1.95 V)	-16.8		m A	
IO L	Output High Current (VOUT = 0.35 V)	16.8		m A	

# AC TIMING REQUIREMENTS

(Ta=0 ~  $70^{\circ}$ C, Vdd = VddQ = 2.5V  $\pm 0.2$ V, Vss = VssQ = 0V, unless otherwise noted)


Symbol	AC Characteristics Parameter	-7	-75		-10		Nata
		Min.	Max	Min.	Max	Unit	Notes
tAC	DQ Output Valid data delay time from CLK//CLK	-0.75	0.75	-0.8	0.8	ns	
tDQSCK	DQ Output Valid data delay time from CLK//CLK	-0.75	0.75	-0.8	0.8	ns	
tCH	CLK High level width	0.45	0.55	0.45	0.55	ns	
tCL	CLK Low level width	0.45	0.55	0.45	0.55	ns	
tCK	CIV avalatima	7.5	15	8	15	ns	
iCK	CLK cycle time	10	15	10	15	ns	
tDH	Input Setup time (DQ,DM)	0.5		0.6		ns	
tDS	Input Hold time(DQ,DM)	0.5		0.6		ns	
tDIPW	DQ and DM input pulse width (for each input)	1.75		2		ns	
tHZ	Data-out-high impedance time from CLK//CLK	-0.75	0.75	-0.8	0.8	ns	14
tLZ	Data-out-low impedance time from CLK//CLK	-0.75	0.75	-0.8	0.8	ns	14
tDQSQ	DQ Valid data delay time from DQS	-0.5	0.5	-0.6	0.6	ns	
tHP	Clock half period	tCLmin or tCHmin		tCLmin or tCHmin		ns	
tQH	Output DQS valid window	tHP-0.75		tHP-1.0		ns	
tDQSS	Write command to first DQS latching transition	0.75	1.25	0.75	1.25	tCK	
tDQSH	DQS input High level width	0.35		0.35		tCK	
tDQSL	DQS input Low level width	0.35		0.35		tCK	
tDSS	DQS falling edge to CLK setup time	0.2		0.2		tCK	
tDSH	DQS falling edge hold time from CLK	0.2		0.2		tCK	
tMRD	Mode Register Set command cycle time	15		15		ns	
tWPRES	Write preamble setup time	0		0		ns	16
tWPST	Write postamble	0.4	0.6	0.4	0.6	tCK	15
tWPRE	Write preamble	0.25		0.25		tCK	
tIS	Input Setup time (address and control)	0.9		1.2		ns	19
tIH	Input Hold time (address and control)	0.9		1.2		ns	19
tRPST	Read postamble	0.4	0.6	0.4	0.6	tCK	
tRPRE	Read preamble	0.9	1.1	0.9	1.1	tCK	
tQPST	/QFC postamble during reads	0.4	0.6	0.4	0.6	tCK	
tQPRE	/QFC preamble during reads	0.9	1.1	0.9	1.1	tCK	
tQCK	/QFC output access time from CLK//CLK, for write		4		4	ns	
tQOH	/QFC output hold time for writes	1.25	2	1.25	2	ns	


# **AC TIMING REQUIREMENTS(Continues)**

 $(Ta=0 \sim 70^{\circ}C, Vdd = VddQ = 2.5V \pm 0.2V, Vss = VssQ = 0V, unless otherwise noted)$ 

Symbol	AC Characteristics Parameter M	-′	-75		-10		Notes
		Min.	Max	Min.	Max	Unit	Notes
tRAS	Row Active time	45	120,000	50	120,000	ns	
tRC	Row Cycle time(operation)	65		70		ns	
tRFC	Auto Ref. to Active/Auto Ref. command period	75		80		ns	
tRCD	Row to Column Delay	20		20		ns	
tRP	Row Precharge time	20		20		ns	
tRRD	Act to Act Delay time	15		15		ns	
tWR	Write Recovery time	15		15		ns	
tDAL	Auto Precharge write recovery + precharge time	35		35		ns	
tWTR	Internal Write to Read Command Delay	1		1		tCK	
tXSNR	Exit Self Ref. to non-Read command	75		80		ns	
tXSRD	Exit Self Ref. to -Read command	200		200		tCK	
tXPNR	Exit Power down to command	1		1		tCK	
tXPRD	Exit Power down to -Read command	1		1		tCK	18
tREFI	Average Periodic Refresh interval	15.6		15.6		μs	17

# **Output Load Condition**





## DDR SDRAM (Rev.0.1)

Jun,'00 Preliminary

# MITSUBISHI LSIs M2S28D20/30/40ATP

## 128M Double Data Rate Synchronous DRAM


#### Notes

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. AC timing and IDD tests may use a VIL to VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK//CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL(AC) and VIH(AC).
- 4. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.
- 5. VREF is expected to be equal to 0.5\*VddQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed  $\pm 2\%$  of the DC value.
- 6. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.
- 7. VID is the magnitude of the difference between the input level on CLK and the input level on /CLK.
- 8. The value of VIX is expected to equal 0.5\*VddQ of the transmitting device and must track variations in the DC level of the same.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized.
- 11. This parameter is sampled. VddQ = 2.5V + 0.2V, Vdd = 2.5V + 0.2V, f = 100 MHz,  $Ta = 25^{\circ}C$ , VOUT(DC) = 10.0VddQ/2, VOUT(PEAK TO PEAK) = 25mV. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading (to facilitate trace matching at the board level).
- 12. The CLK//CLK input reference level (for timing referenced to CLK//CLK) is the point at which CLK and /CLK cross; the input reference level for signals other than CLK//CLK, is VREF.
- 13. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE< 0.3VddQ is recognized as LOW.
- 14. t HZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
- 15. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 16. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDOSS.
- 17. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 18. tXPRD should be 200 tCLK in the condition of the unstable CLK operation during the power down mode.
- 19. For command/address and CK & /CK slew rate > 1.0V/ns.

Jun,'00 Preliminary

DQ

# 128M Double Data Rate Synchronous DRAM



tDS |<del>◀</del>

**→** tDH

#### **OPERATIONAL DESCRIPTION**


#### **BANK ACTIVATE**

The DDR SDRAM has four independent banks. Each bank is activated by the ACT command with the bank addresses (BA0,1). A row is indicated by the row address A11-0. The minimum activation interval between one bank and the other bank is tRRD. Maximum 2 ACT commands are allowed within tRC, although the number of banks which are active concurrently is not limited.

#### **PRECHARGE**

The PRE command deactivates the bank indicated by BA0,1. When multiple banks are active, the precharge all command (PREA,PRE+A10=H) is available to deactivate them at the same time. After tRP from the precharge, an ACT command to the same bank can be issued.

# Bank Activation and Precharge All (BL=8, CL=2)



A precharge command can be issued at BL/2 from a read command without data loss.


Jun,'00 Preliminary

128M Double Data Rate Synchronous DRAM


#### **READ**

After tRCD from the bank activation, a READ command can be issued. 1st Output data is available after the /CAS Latency from the READ, followed by (BL-1) consecutive data when the Burst Length is BL. The start address is specified by A11,A9-A0(x4)/A9-A0(x8)/A8-A0(x16), and the address sequence of burst data is defined by the Burst Type. A READ command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous output data by interleaving the multiple banks. When A10 is high at a READ command, the auto-precharge (READA) is performed. Any command(READ,WRITE,PRE,ACT) to the same bank is inhibited till the internal precharge is complete. The internal precharge starts at BL/2 after READA. The next ACT command can be issued after (BL/2+tRP) from the previous READA.

#### Multi Bank Interleaving READ (BL=8, CL=2)








Internal precharge start

# **READ Auto-Precharge Timing (BL=8)**




**Internal Precharge Start Timing** 


#### **WRITE**

After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set from the WRITE command with data strobe input, following (BL-1) data are written into RAM, when the Burst Length is BL. The start address is specified by A11,A9-A0(x4)/A9-A0(x8)/A8-A0(x16), and the address sequence of burst data is defined by the Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous input data by interleaving the multiple banks. From the last data to the PRE command, the write recovery time (tWRP) is required. When A10 is high at a WRITE command, the auto-precharge(WRITEA) is performed. Any command(READ,WRITE,PRE,ACT) to the same bank is inhibited till the internal precharge is complete. The next ACT command can be issued after tDAL from the last input data cycle.

#### Multi Bank Interleaving WRITE (BL=8)




#### WRITE with Auto-Precharge (BL=8)



#### **BURST INTERRUPTION**


#### [Read Interrupted by Read]

Burst read operation can be interrupted by new read of any bank. Random column access is allowed. READ to READ interval is minimum 1CLK.



#### [Read Interrupted by precharge]

Burst read operation can be interrupted by precharge of the same bank. READ to PRE interval is minimum 1 CLK. A PRE command to output disable latency is equivalent to the /CAS Latency. As a result, READ to PRE interval determines valid data length to be output. The figure below shows examples of BL=8.



/CLK -

DQS -

DQ

DQS -

DQ

DQS -

DQ -

READ

PRE

Q0 Q1

Command

Command

Command

# 128M Double Data Rate Synchronous DRAM

# Read Interrupted by Precharge (BL=8) READ PRE Q0 Q1 Q2 Q3 Q4 Q5 READ PRE




CL=2.0

# Jun,'00 Preliminary

#### [Read Interrupted by Burst Stop]


Burst read operation can be interrupted by a burst stop command(TERM). READ to TERM interval is minimum 1 CLK. A TERM command to output disable latency is equivalent to the /CAS Latency. As a result, READ to TERM interval determines valid data length to be output. The figure below shows examples of BL=8.

#### Read Interrupted by TERM (BL=8)




# [Read Interrupted by Write with TERM]

#### Read Interrupted by TERM (BL=8)




#### [Write interrupted by Write]

Burst write operation can be interrupted by write of any bank. Random column access is allowed. WRITE to WRITE interval is minimum 1 CLK.



#### [Write interrupted by Read]

Burst write operation can be interrupted by read of the same or the other bank. Random column access is allowed. Internal WRITE to READ command interval(tWTR) is minimum 1 CLK. The input data on DQ at the interrupting READ cycle is "don't care". tWTR is referenced from the first positive edge after the last data input.




Jun,'00 Preliminary

128M Double Data Rate Synchronous DRAM

# [Write interrupted by Precharge]


Burst write operation can be interrupted by precharge of the same or all bank. Random column access is allowed. tWR is referenced from the first positive CLK edge after the last data input.

# Write Interrupted by Precharge (BL=8, CL=2.5)




# Jun,'00 Preliminary

# 128M Double Data Rate Synchronous DRAM




## [AUTO REFRESH]

Single cycle of auto-refresh is initiated with a REFA(/CS=/RAS=/CAS=L,/WE=CKE=H) command. The refresh address is generated internally. 4096 REFA cycles within 64ms refresh 128Mbits memory cells. The auto-refresh is performed on 4 banks concurrently. Before performing an auto refresh, all banks must be in the idle state. Auto-refresh to auto-refresh interval is minimum tRFC . Any command must not be supplied to the device before tRFC from the REFA command.



#### [SELF REFRESH]


Self -refresh mode is entered by issuing a REFS command (/CS=/RAS=/CAS=L,/WE=H,CKE=L). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and the only enable input, all other inputs including CLK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CKE for longer than tXSNR/tXSRD.



#### [Asynchronous SELF REFRESH]


Asynchronous Self -refresh mode is entered by CKE=L within 2 tCLK after issuing a REFA command (/CS=/RAS=/CAS=L,/WE=H). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and the only enable input, all other inputs including CLK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CKE for longer than tXSNR/tXSRD.

# Asynchronous Self-Refresh




#### [Power DOWN]

The purpose of CLK suspend is power down. CKE is synchronous input except during the self-refresh mode. A command at cycle is ignored. From CKE=H to normal function, DLL recovery time is NOT required in the condition of the stable CLK operation during the power down mode.



# [DM CONTROL]

DM is defined as the data mask for writes. During writes, DM masks input data word by word. DM to write mask latency is 0.



## DDR SDRAM (Rev.0.1)

Jun,'00 Preliminary

# MITSUBISHI LSIs M2S28D20/ 30/ 40ATP

## 128M Double Data Rate Synchronous DRAM

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.