

September 2000 Revised June 2002

# 74LCXH16244

# Low Voltage 16-Bit Buffer/Line Driver with Bushold

### **General Description**

The LCXH16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The LCXH16244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The LCXH16244 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCXH16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant control inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- $\blacksquare$  4.5 ns  $t_{PD}$  max (V  $_{CC}$  = 3.0V), 20  $\mu A$   $I_{CC}$  max
- Bushold on inputs eliminates the need for external pull-up/pull-down resistors
- Power down high impedance inputs and outputs
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V Machine model > 200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


## **Ordering Code:**

Order Number	Package Number	Package Description
74LCXH16244G (Note 1)(Note 2)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCXH16244MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCXH16244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering code "G" indicates Trays.


Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**




# **Connection Diagrams**

Pin Assignment for SSOP and TSSOP



Pin Assignment for FBGA



(Top Thru View)

## **Pin Descriptions**

Pin Names	Description
<del>OE</del> <sub>n</sub>	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect

### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	OE <sub>2</sub>	NC	I <sub>0</sub>
В	O <sub>2</sub>	01	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	$V_{CC}$	l <sub>3</sub>	I <sub>4</sub>
D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
Е	O <sub>8</sub>	O <sub>7</sub>	GND	GND	I <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	I <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
Н	O <sub>14</sub>	O <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	O <sub>15</sub>	NC	ŌE <sub>4</sub>	OE <sub>3</sub>	NC	I <sub>15</sub>

#### **Truth Tables**

Inp	outs	Outputs
OE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	O <sub>0</sub> –O <sub>3</sub>
L	L	L
L	н	Н
Н	X	Z

Inp	uts	Outputs
OE <sub>2</sub>	I <sub>4</sub> –I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	L	L
L	Н	Н
Н	Х	Z

Inp	uts	Outputs
OE <sub>3</sub>	I <sub>8</sub> –I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	X	Z

Inp	outs	Outputs
OE <sub>4</sub>	I <sub>12</sub> -I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
L	L	L
L	Н	Н
Н	X	Z

H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial Z = High Impedance

# **Functional Description**

The LCXH16244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The

3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{OE}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

# **Logic Diagram**



# Absolute Maximum Ratings(Note 3)

Symbol	Parameter		Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage		-0.5 to +7.0		V	
V <sub>I</sub>	DC Input Voltage	OE	-0.5 to +7.0		V	
		I <sub>0</sub> - I <sub>15</sub>	$-0.5$ to $V_{CC} + 0.5$	7	V	
Vo	DC Output Voltage	•	-0.5 to +7.0	Output in 3-STATE	V	
			$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 4)	V	
I <sub>IK</sub>	DC Input Diode Current		-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current		-50	V <sub>O</sub> < GND	mΛ	
			+50	V <sub>O</sub> > V <sub>CC</sub>	mA	
Io	DC Output Source/Sink Current		±50		mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin		±100		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100		mA	
T <sub>STG</sub>	Storage Temperature		-65 to +150		°C	

## **Recommended Operating Conditions** (Note 5)

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
V <sub>I</sub>	Input Voltage		0	V <sub>CC</sub>	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **DC Electrical Characteristics**

Symbol	Parameter Conditions		Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	
Зуппоп			Conditions	(V)	Min	Max	Ullits	
V <sub>IH</sub>	HIGH Level Input Voltage			2.3 – 2.7	1.7		V	
				2.7 – 3.6	2.0		V	
V <sub>IL</sub>	LOW Level Input Voltage			2.3 – 2.7		0.7	V	
				2.7 – 3.6		0.8	V	
V <sub>OH</sub>	HIGH Level Output Voltage		$I_{OH} = -100 \mu A$	2.3 – 3.6	V <sub>CC</sub> - 0.2			
			$I_{OH} = -8 \text{ mA}$	2.3	1.8			
			$I_{OH} = -12 \text{ mA}$	2.7	2.2		V	
			$I_{OH} = -18 \text{ mA}$	3.0	2.4			
			$I_{OH} = -24 \text{ mA}$	3.0	2.2			
V <sub>OL</sub>	LOW Level Output Voltage		$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2		
			$I_{OL} = 8 \text{ mA}$	2.3		0.6		
			I <sub>OL</sub> = 12 mA	2.7		0.4	V	
			I <sub>OL</sub> = 16 mA	3.0		0.4		
			I <sub>OL</sub> = 24 mA	3.0		0.55		
I	Input Leakage Current	Data	$V_I = V_{CC}$ or GND	2.3 – 3.6		±5.0		
		Control	0 ≤ V <sub>I</sub> ≤ 5.5	2.3 – 3.6		±5.0	μΑ	

Note 4: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 5: Floating or unused control inputs must be held HIGH or LOW.

# DC Electrical Characteristics (Continued)

Symbol	abol Parameter Conditions $V_{CC}$ $T_A = -40^{\circ}C \text{ to}$		C to +85°C	Units		
Symbol	Faranietei	Conditions	(V)	Min	Max	Oilles
I <sub>I(HOLD)</sub>	Bushold Input Minimum	V <sub>IN</sub> = 0.7V	2.3	45		
	Drive Hold Current	V <sub>IN</sub> = 1.7V	2.3	-45		μА
		$V_{IN} = 0.8V$	3.0	75		μΛ
		V <sub>IN</sub> = 2.0V	3.0	-75		
I <sub>I(OD)</sub>	Bushold Input Over-Drive	(Note 6)	2.7	300		
	Current to Change State	(Note 7)	2.1	-300		μА
		(Note 6)	3.6	450		μΛ
		(Note 7)	3.0	-450		
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 5.5V	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or $V_{IL}$	2.5 – 3.0		13.0	μΛ
I <sub>OFF</sub>	Power-Off Leakage Current	V <sub>O</sub> = 5.5V	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> -0.6V	2.3 – 3.6		500	μΑ
		10. 1 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		•	•	•

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

#### **AC Electrical Characteristics**

			$T_A = -40$ °C to $+85$ °C, $R_L = 500 \Omega$					
Symbol	Parameter	V <sub>CC</sub> = 3.3	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$	
	Farameter	C <sub>L</sub> =						
		Min	Max	Min	Max	Min	Max	1
t <sub>PHL</sub>	Propagation Delay	1.0	4.5	1.0	5.2	1.0	5.4	no
t <sub>PLH</sub>	Data to Output	1.0	4.5	1.0	5.2	1.0	5.4	ns
t <sub>PZL</sub>	Output Enable Time	1.0	5.5	1.0	6.3	1.0	7.2	
t <sub>PZH</sub>		1.0	5.5	1.0	6.3	1.0	7.2	ns
t <sub>PLZ</sub>	Output Disable Time	1.0	5.4	1.0	5.7	1.0	6.5	no
$t_{\text{PHZ}}$		1.0	5.4	1.0	5.7	1.0	6.5	ns
toshl	Output to Output Skew (Note 8)		1.0					ns
toslh			1.0					115

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub> (v)	T <sub>A</sub> = 25°C	Units
$V_{OLP}$	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_I$ = 0V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	20	pF

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

### AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


$V_{l}$	CL	
6V for $V_{CC} = 3.3V, 2.7V$	50 pF	
$V_{CC}$ * 2 for $V_{CC}$ = 2.5V	30 pF	




**Waveform for Inverting and Non-Inverting Functions** 




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and  $\mathbf{t}_{\text{rec}}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )

Symbol	V <sub>CC</sub>			
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2	
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	



## Physical Dimensions inches (millimeters) unless otherwise noted







#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com