MEMORY cmos $2\times512K\times32\text{-BIT} \\ \text{SINGLE DATA RATE I/F FCRAM}^{\text{TM}} \\ \text{Consumer/Embedded Application Specific Memory for SiP}$

MB811L323229-12/18

■ DESCRIPTION

The Fujitsu MB811L323229 is a Single Data Rate Interface Fast Cycle Random Access Memory (FCRAM*) containing 33,554,432 memory cells accessible in a 32-bit format. The MB811L323229 features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB811L323229 is utilized using Fujitsu advanced FCRAM core technology and designed for low power consumption and low voltage operation than regular synchronous DRAM (SDRAM).

The MB811L323229 is dedicated for SiP (System in a package), and ideally suited for various embedded/ consumer applications including digital AVs and image processing where a large band width and low power consumption memory is needed.

*: FCRAM is a trademark of Fujitsu Limited, Japan.


■ PRODUCT LINE

Parameter		MB811L323229-12	MB811L323229-18
Clock Frequency		81 MHz Max	54 MHz Max
CL - trcd - trp	CL = 2	2 - 2 - 2 clk Min	2 - 2 - 2 clk Min
Burst Mode Cycle Time	CL = 2	12 ns Min	18 ns Min
Access Time from Clock	CL = 2	9 ns Max	9 ns Max
Operating Current		120mA Max	80mA Max
Power Down Mode Current (Icca	PS)	1 mA Max	1 mA Max
Self Refresh Current (Icc6)		2.5 mA Max	2.5 mA Max



■ FEATURES


- Vcca: +3.3V Supply ±0.3V tolerance or +2.5V Supply ±0.2V tolerance
- VDD: +2.5 V Supply ±0.2 V tolerance
- LVCMOS compatible I/O interface
- 2 K refresh cycles every 32 ms
- Two bank operation (512 K word × 32 bit × 2 bank)
- Burst read/write operation and burst read/single write operation capability
- · Programmable burst type and burst length
 - Burst type: Sequential Mode, Interleave Mode
 - Burst length : BL = 1, 2, 4, 8, full column (256)
- CAS latency = 2
- Auto-and Self-refresh
- CKE power down mode
- Byte control with DQMo to DQM3



■ PAD DESCRIPTIONS

Symbol		Function				
Vcca, Vdd, Vddi	Supply Voltage					
DQ ₀ to DQ ₃₁	Data I/O					
Vss, Vssq, Vssı	Ground					
_	Don't Bond					
WE(WEB)	Write Enable					
CAS(CASB)	Column Address Strobe					
RAS(RASB)	Row Address Strobe					
CS(CSB)	Chip Select					
BA	Bank Select (Bank Addres	s)				
AP	Auto Precharge Enable					
Ao to A ₁₀	Address Input	Row: A ₀ to A ₁₀ Column: A ₀ to A ₇				
CKE	Clock Enable					
CLK	Clock Input					
DQMo to DQM3	Data Input /Output Mask					
DSE	Disable (apply Vss except I	DISABLE mode)				
ВМЕ	Burn in Mode Entry (apply	Vss except Burn in mode)				

■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

1. Command Truth Table

Function	Com-	CI	ΚE	CS	DAG	<u> </u>	WE	DA	A 10	A 9	A 7
Function	mand	n-1	n	CS	RAS	CAS	WE	ВА	(AP)	to A ₈	to A₀
Device Deselect *1	DESL	Н	Χ	Н	Х	Х	Х	Х	Х	Х	Х
No Operation *1	NOP	Н	Χ	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop *2	BST	Н	Χ	L	Н	Н	L	Х	Х	Х	Х
Read *3	READ	Н	Χ	L	Н	L	Н	V	L	Х	V
Read with Auto-precharge *3	READA	Н	Χ	L	Н	L	Н	V	Н	Х	V
Write *3	WRIT	Н	Χ	L	Н	L	L	V	L	Х	V
Write with Auto-precharge *3	WRITA	Н	Χ	L	Н	L	L	V	Н	Х	V
Bank Active *4	ACTV	Н	Χ	L	L	Н	Н	V	V	V	V
Precharge Single Bank	PRE	Н	Χ	L	L	Н	L	V	L	Х	Х
Precharge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set *5, *6	MRS	Н	Χ	L	L	L	L	Х	Х	V	V

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

Notes: • All commands assume no CSUS command on previous rising edge of clock.

- All commands are assumed to be valid state transitions.
- All inputs are latched on the rising edge of clock.

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

^{*1 :} NOP and DESL commands have the same effect on the part. The both commands have the device hold the internal operation.

^{*2 :} BST command is effective for all burst length (BL = 1, 2, 4, 8, full column (256)).

^{*3 :} READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to "■ STATE DIAGRAM (Simplified for Single Bank Operation State Diagram)."

^{*4:} ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).

^{*5 :} Required after power up. Refer to "18. Power-Up Initialization" in "■ FUNCTIONAL DESCRIPTION."

^{*6:} MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to "
STATE DIAGRAM (Simplified for Single Bank Operation State Diagram)."

2. DQM Truth Table

Function	Command	CI	DQMi *1,*2	
i unction	Command	n-1	n	DQIVII 7
Data Input/Output Enable	ENBi *1	Н	Х	L
Data Input/Output Disable	MASKi *1	Н	Х	Н

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

*1: i = 0, 1, 2, 3

*2: DQMo for DQo to DQ7, DQM1 for DQ8 to DQ15, DQM2 for DQ16 to DQ23, DQM3 for DQ24 to DQ31

Notes: • All commands assume no CSUS command on previous rising edge of clock.

- All commands are assumed to be valid state transitions.
- All inputs are latched on the rising edge of the clock.

3. CKE Truth Table

Current		Com-	CI	ΚE						A 10	A 9
State	Function	mand	n-1	n	CS	RAS	CAS	WE	ВА	(AP)	to A ₀
Bank Active	Clock Suspend Mode Entry *1	CSUS	Н	L	Х	Χ	Χ	Х	Х	Х	Χ
Any	Clock Suspend Continue *1		L	L	Х	Х	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit	_	L	Н	Х	х	Х	Х	X	Х	Х
Idle	Auto-refresh Command *2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry *2, *3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Self Refresh	Self-refresh Exit *4	SELFX	L	Н	L	Н	Н	Н	Х	Χ	Χ
Sell Reliesii	Sell-reflesh Exit	SELFA	L	Н	Н	Х	Х	Х	Х	Х	Х
Idla	Dower Down Entry *3	PD	Н	L	L	Н	Н	Н	Х	Х	Χ
Idle	Power Down Entry *3	PD	Н	L	Н	Х	Х	Х	Х	Х	Χ
Dower Down	Power Down Exit		L	Н	L	Н	Н	Н	Х	Х	Х
Power Down	Power Down Exit		L	Н	Н	Х	Х	Х	Х	Х	Х

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

- *1 : The CSUS command requires that at least one bank is active. Refer to "■ STATE DIAGRAM (Simplified for Single Bank Operation State Diagram."
 - NOP or DSEL commands should only be issued after CSUS and PRE (or PALL) commands asserted at the same time.
- *2 : REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to "■ STATE DIAGRAM (Simplified for Single Bank Operation State Diagram) ."
- *3 : SELF and PD commands should only be issued after the last read data have been appeared on DQ.
- *4: CKE should be held high within one trc period after toksp.
- Notes: All commands assume no CSUS command on previous rising edge of clock.
 - All commands are assumed to be valid state transitions.
 - All inputs are latched on the rising edge of the clock.

4. Operation Command Table (Applicable to single bank)

Current State	CS	RAS	CAS	WE	Addr	Command	Function
	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *1
Idle	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *1
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *2, *5
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after trsc) *2, *6
	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Start Read; Determine AP
Bank Active	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Start Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Start Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function
	Н	Х	Х	Х	Х	DESL	Continue Burst to End → Bank Active
	L	Н	Н	Н	Х	NOP	Continue Burst to End → Bank Active
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
Read	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; Determine AP *3
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Start Precharge → Idle; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
	Н	Х	Х	Х	Х	DESL	Continue Burst to End → Write Recovery
	L	Н	Н	Н	Х	NOP	Continue Burst to End → Write Recovery
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP *3
Write	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Start Precharge; Determine Precharge Type
	L	L	L	Η	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function
	Н	Х	Х	Х	Х	DESL	Continue Burst to End \rightarrow Precharge \rightarrow Idle
	L	Н	Н	Н	Х	NOP	Continue Burst to End \rightarrow Precharge \rightarrow Idle
	L	Н	Н	L	Х	BST	Illegal
Read with Auto-	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *1
precharge	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *1
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *1
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
	Н	Х	Х	Х	Х	DESL	Continue Burst to End \rightarrow Precharge \rightarrow Idle
	L	Н	Н	Н	Х	NOP	Continue Burst to End \rightarrow Precharge \rightarrow Idle
	L	Н	Н	L	Х	BST	Illegal
Write with Auto-	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *1
precharge	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *1
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *1
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Command	Function
	Н	Х	Х	Х	Х	DESL	Idle after tre
	L	Н	Н	Н	Х	NOP	Idle after tre
	L	Н	Н	L	Х	BST	Idle after tre
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *1
Pre- charging	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *1
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	PALL may affect other bank *4
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
	Н	Х	Х	Х	Х	DESL	Bank Active after tRCD
	L	Н	Н	Н	Х	NOP	Bank Active after tRCD
	L	Н	Н	L	Х	BST	Bank Active after tRCD
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *1
Bank Activating	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *1
	L	L	Н	Н	BA, RA	ACTV	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *1
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function
	Н	Х	Х	Х	X	DESL	Idle after trc
	L	Н	Н	Х	X	NOP/BST	Idle after tRC
Refreshing	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS	Illegal
	Н	Х	Χ	Х	X	DESL	Idle after trsc
	L	Н	Н	Н	X	NOP	Idle after trsc
Mode	L	Н	Н	L	Х	BST	Illegal
Register Setting	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Х	Х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

ABBREVIATIONS:

L = Logic Low, H = Logic High, X = either L or H RA = Row Address BA = Bank AddressCA = Column Address AP = Auto Precharge

- *1 : Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- *2 : Illegal if any bank is not idle.
- *3 : Must satisfy bus contention, bus turn around, and/or write recovery requirements.

 Refer to "11. READ Interrupted by WRITE (Example @ CL = 2, BL = ≥ 4) and 12. WRITE to READ Timing (Example @CL = 2, BL = 4) " in "■ TIMING DIAGRAMS."
- *4: NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- *5 : SELF command should only be issued after the last read data have been appeared on DQ.
- *6 : MRS command should only be issued on condition that all DQ are in High-Z.
- Notes: All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle. Illegal means don't used command. If used, power up sequence be asserted after power shout down.
 - All commands assume no CSUS command on previous rising edge of clock.
 - All commands are assumed to be valid state transitions.
 - All inputs are latched on the rising edge of the clock.
 - All entries in "4. Operation Command Table" assume that the CKE was High during the proceeding clock cycle and the current clock cycle.
 - Illegal means that the device operation and/or data-integrity are not guaranteed. If used, power up sequence will be asserted after power shut down.

5. Command Truth Table for CKE

Current	CI	KE	cs	RAS	CAS	WE	Addr	Function
State	n-1	n	00	INAG	CAG	***	Addi	1 unction
	Н	Х	Х	Х	Χ	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t _{RC})
Self-	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t _{RC})
refresh	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	Maintain Self-refresh
	L	Х	Х	Х	Х	Х	Х	Invalid
	Н	Н	Н	Х	Х	Х	Х	Idle after trc
	Н	Н	L	Н	Н	Н	Х	Idle after tRC
Self- refresh	Н	Н	L	Н	Н	L	Х	Illegal
Recovery	Н	Н	L	Н	L	Х	Х	Illegal
•	Н	Н	L	L	Х	Х	Х	Illegal
	Н	Н	Х	Х	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal *
	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Fuit Davier Davie Made Lidle
Power	L	Н	L	Н	Н	Н	Х	Exit Power Down Mode → Idle
Down	L	L	Х	Х	Х	Х	Х	Maintain Power Down Mode
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal

(Continued)

Current State	Cł	KE	CS	RAS	CAS	WE	Addr	Function
Current State	n-1	n	CS	NAS	CAS	VV E	Addi	Function
Bank Active, Bank	Н	Н	Х	Х	Х	Х	Х	Refer to "Operation Command Table".
Activating, Read/Write, All Banks idle,	Н	L	Х	Х	Х	Х	Х	Refer to "Operation Command Table". Start Clock Suspend next cycle
Refreshing, Precharging	L	Х	Х	Х	Х	Х	Х	Invalid
	Н	Х	X	Х	Х	Х	Χ	Invalid
Clock Suspend	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle
Cuopona	L	L	Х	Х	Х	Х	Χ	Maintain Clock Suspend
Any State	L	Х	Х	Х	Х	Х	Х	Invalid
Other Than	Н	Н	Х	Х	Х	Χ	Х	Refer to "Operation Command Table".
Listed Above	Н	L	Х	Х	Х	Х	Х	Illegal

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

Notes: • All entries in "5. Command Truth Table for CKE" are specified at CKE(n) state and CKE input from CKE(n-1) to CKE(n) state must satisfy corresponding set up and hold time for CKE.

- All commands assume no CSUS command on previous rising edge of clock.
- All commands are assumed to be valid state transitions.
- All inputs are latched on the rising edge of the clock.

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

^{*:} CKE should be held High for tRC period after tCKSR.

■ FUNCTIONAL DESCRIPTION

1. SDR I/F FCRAM Basic Function

Three major differences between this SDR I/F FCRAMs and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. SDR I/F FCRAM uses a clock input for the <u>synchronization</u>, while the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDR I/F FCRAM is determined by commands and all operations are referenced to a positive clock edge. "BASIC TIMING FOR CONVENTIONAL DRAM VS SDR I/F CRAM" shows the basic timing diagram differences between SDR I/F FCRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column address for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDR I/F FCRAM operation and function into desired system conditions.

"

MODE REGISTER TABLE" shows how SDR I/F FCRAM can be configured for system requirement by mode register programming.

The program to the mode register should be executed after all banks are precharged.

2. FCRAM™

MB811L323229 utilizes FCRAM core technology. The FCRAM is an acronym for Fast Cycle Random Access Memory and provides very fast random cycle time, low latency and low power consumption than regular DRAMs.

3. Clock Input (CLK) and Clock Enable (CKE)

All input and output signals of SDR I/F FCRAM use register type buffers. CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the a rising edge of CLK. CKE is a high active clock enable signal. CKE controls the internal clock generator. CKE is latched by a rising edge of CLK. CKE should become High level on the previous clock cycle when a basic command is issued. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

4. Chip Select (CS)

CS enables all commands inputs, RAS, CAS, WE, and address input. When CS is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, CS can be tied to ground level.

5. Command Input (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDR I/F FCRAM operation, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE input in conjunction with CS input at a rising edge of the CLK determines SDR I/F FCRAM operation. Refer to "■ FUNCTIONAL TRUTH TABLE."

6. Address Input (A₀ to A₁₀)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of nineteen address input signals are required to decode such a matrix. SDR I/F FCRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

7. Bank Select (BA)

This SDR I/F FCRAM has two banks and each bank is organized as 512 K words by 32-bit. Bank selection by BA occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

8. Data Input and Output (DQ₀ to DQ₃₁)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac; from the bank active command when trop (Min) is satisfied. (This parameter is reference only.)

tcac; from the read command when tRCD is greater than tRCD (Min). (This parameter is reference only.)

tac ; from the previous clock edge when output data is valid.

The polarity of the output data is identical to that of the input data. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toh).

Refer to "■ AC CHARACTERISTICS."

9. Data I/O Mask (DQM)

DQM is an active high enable input and has an output disable and input mask function. During burst cycle and when DQM $_0$ to DQM $_3$ = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type. DQM $_0$, DQM $_1$, DQM $_2$ and DQM $_3$ control DQ $_0$ to DQ $_1$, DQ $_2$ to DQ $_3$ and DQ $_3$ and DQ $_4$ to DQ $_3$ respectively.

10. Burst Mode Operation and Burst Type

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tac and tok, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4, 8 bits of boundary or full column. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	ı	Method (Assert the following command)		
Burst Read	Burst Read		Read Command		
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)		
Burst Read	burst write	2nd Step	Write Command after Lowd		
Burst Write	Burst Write	Write Command			
Burst Write	Burst Read		Read Command		
Burst Read	Precharge		Precharge Command		
Burst Write	Precharge		Precharge Command		

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for A_0 and A_2 . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

Burst		ing Co Addres		Sequential Mode	Interleave Mode
Length	A ₂	A 1	Ao		
2	Х	Х	0	0 – 1	0 – 1
2	Х	Х	1	1 – 0	1 – 0
	Х	0	0	0-1-2-3	0-1-2-3
4	Х	0	1	1-2-3-0	1-0-3-2
4	Х	1	0	2-3-0-1	2-3-0-1
	Х	1	1	3-0-1-2	3-2-1-0
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
0	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

11. Full Column Burst and Burst Stop Command (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps around to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode. The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to "8. READ Interrupted by Burst Stop (Example @ CL = 2, BL = Full Column) " in "■ TIMING DIAGRAMS."

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

12. Burst READ & Single WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

13. Precharge and Precharge Option (PRE, PALL)

SDR I/F FCRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDR I/F FCRAM will automatically be in standby state after precharge time (trap).

The precharged bank is selected by combination of AP and BA when Precharge command is asserted. If AP = High, all banks are precharged regardless of BA (PALL). If AP = Low, a bank to be selected by BA is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to "■ FUNC-TIONAL TRUTH TABLE."

14. Auto-Refresh (REF)

Auto-refresh uses the internal refresh address counter. SDR I/F FCRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDR I/F FCRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 15.6 μ s or a total 2048 refresh commands within 32 ms period.

15. Self-Refresh Entry (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDR I/F FCRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 2048 auto-refresh commands must be asserted within 2 ms prior to the self-refresh mode entry.

16. Self-Refresh Exit (SELFX)

To exit self-refresh mode, apply minimum token after CKE brought high, and then the No Operation command (NOP) or the Deselect command (DESL) should be asserted within one tro period. CKE should be held High within one tro period after token Refer to "16. Self-Refresh Entry and Exit Timing" in "■ TIMING DIAGRAMS" for the detail.

It is recommended to assert an Auto-refresh command just after the period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 2048 auto-refresh commands must be asserted within 2 ms after the self-refresh exit.

17. Mode Register Set (MRS)

The mode register of SDR I/F FCRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to "■ MODE REGISTER TABLE."

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in High-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDR I/F FCRAM. Refer to "18. Power-Up Initialization".

18. Power-Up Initialization

SDR I/F FCRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power (V_{DD} and V_{DDI} should be applied before or in parallel with V_{CCQ})and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 100 μ s.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 2 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).


In addition, it is recommended DQM and CKE to track V_{DD} to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh command (REF). It is possible to execute 5, after 4.

19. Disable


When DSE PAD is applied high level, SDR I/F FCRAM entries DISABLE mode. This command entry doesn't require clock. In DISABLE mode, SDR I/F FCRAM current consumption is less than Icc2PS and output is High-Z. Any command isn't accepted in this mode. To exit DISABLE mode, apply Low level to DSE PAD.

20. Burn IN

When BME PAD is applied High level, SDR I/F FCRAM entries BURN IN mode. In BURN IN mode, self refresh function is asserted internally. This command doesn't require clock. Any command isn't accepted in this mode. To exit BURN IN mode, apply Low level to BME PAD.



■ STATE DIAGRAM (Simplified for Single Bank Operation State Diagram) MRS **SELF** MODE SELF **IDLE SELFX** REGISTER **REFRESH** SET REF CKE CKE\ AUTO (PD) REFRESH ACTV **POWER DOWN** BANK CKE\ (CSUS) BANK ACTIVE **ACTIVE** CKE SUSPEND **BST BST** READ READ WRIT WRIT WRITA READA CKE CKE WRITE **READ** WRITE READ **SUSPEND** SUSPEND WRIT CKE\ (CSUS) CKE\ (CSUS WRITA READA READA WRITA CKE CKE **READ WITH** WRITE WITH PRE or PALL WRITE READ AUTO **AUTO** SUSPEND **SUSPEND** PRECHARGE PRECHARGE PŘE PRÉ CKE\ (CSUS CKE\ (CSUS) or or **PALL** PALL



■ BANK OPERATION COMMAND TABLE

• Minimum Clock Latency or Delay Time for 1 Bank Operation

Casand	T			*4		*4	· -	1			
Second command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF	BST
MRS	t rsc	t RSC					t rsc	t RSC	t RSC	t rsc	t rsc
ACTV			t RCD	t RCD	t RCD	t RCD	t ras	t ras			1
READ			1	1	*5 1	*5 1	*4 1	*4 1			1
READA	*1, *2 BL + t _{RP}	BL + t _{RP}					*4 BL + trp	*4 BL + trp	*2 BL + t _{RP}	*2, *7 BL + tree	
WRIT			t wr	t wr	1	1	*4 t DPL	*4 t DPL			1
WRITA	*2 BL-1 + tdal	BL-1 + t _{DAL}					*4 BL-1 + tdal	*4 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	
PRE	*2, *3 t RP	t RP					1	*4 1	*2 t RP	*2, *6 t RP	1
PALL	*3 t RP	t RP					1	1	t RP	*6 t RP	1
REF	t rc	t RC					t RC	t RC	t RC	t rc	t RC
SELFX	trc	trc					trc	trc	trc	trc	t RC

^{*1 :} If trp(Min) ≤ CL×tck, minimum latency is a sum of (BL+CL)×tck.

Illegal Command

^{*2 :} Assume all banks are in Idle state.

^{*3 :} Assume output is in High-Z state.

^{*4 :} Assume tras(Min) is satisfied.

^{*5 :} Assume no I/O conflict.

^{*6 :} Assume after the last data have been appeared on DQ.

^{*7 :} If $t_{RP}(Min) \le (CL-1) \times t_{CK}$, minimum latency is a sum of (BL+CL-1) $\times t_{CK}$.


• Minimum Clock Latency or Delay Time for Multi Bank Operation

Second command (same bank) First command	MRS	ACTV	READ 5.	READA	WRIT	WRITA *5, *6	PRE	PALL	REF	SELF	BST
MRS	t rsc	trsc					t RSC	t RSC	trsc	trsc	t rsc
ACTV		*2 t rrd	*7 1	*7 1	*7 1	*7 1	*6, *7 1	*7 t ras			1
READ		*2, *4 1	1	1	*10 1	*10 1	*6 1	*6 1			1
READA	*1, *2 BL+ t _{RP}	*2, *4 1	*6 1	*6 1	*6, *10 1	*6, *10 1	*6 1	*6 BL+ t _{RP}	*2 BL+ t _{RP}	*2, *9 BL+ t _{RP}	
WRIT		*2, *4 1	1	1	1	1	*6 1	*6 t DPL			1
WRITA	*2 BL-1 + t _{DAL}	*2, *4 1	*6 1	*6	*6 1	*6	*6	*6 BL-1 + tdal	*2 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	
PRE	*2, *3 t RP	*2, *4 1	*7 1	*7 1	*7 1	*7 1	*6, *7 1	*7 1	*2 t RP	*2, *8 t RP	1
PALL	*3 t RP	t rp					1	1	t RP	*8 t rp	1
REF	t RC	t RC					t RC	t RC	t RC	t RC	trc
SELFX	t rc	t rc					trc	trc	trc	trc	trc

- *1 : If trp(Min) ≤ CL×tck, minimum latency is a sum of (BL+CL)×tck.
- *2 : Assume bank of the object is in Idle sate.
- *3 : Assume output is in High-Z sate.
- *4 : trrd(Min) of other bank (second command will be asserted) is satisfied.
- *5 : Assume other bank is in active, read or write state.
- *6 : Assume t_{RAS}(Min) is satisfied.
- *7 : Assume other banks are not in READA/WRITA state.
- *8 : Assume after the last data have been appeared on DQ.
- *9 : If trp(Min) ≤ (CL-1)×tck, minimum latency is a sum of (BL+CL-1)×tck.
- *10 : Assume no I/O conflict.

Illegal Command

■ MODE REGISTER TABLE



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)


Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Offic
Voltage of Vcca Supply Relative to Vss	Vccq	-0.5	+4.6	V
Voltage of V _{DD} Supply Relative to V _{SS}	Vdd, Vddi	-0.5	+3.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5	+4.6	V
Short Circuit Output Current	Іоит	-50	+50	mA
Power Dissipation	Po	_	1.0	W
Storage Temperature	Тѕтс	– 55	+125	°C


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol			Unit		
raiametei			Min	Тур	Max	Oilit
	Vccq	3.3V I/O	3.0	3.3	3.6	V
Supply Voltage	VCCQ	2.5V I/O	2.3	2.5	2.7	V
	Vdd, Vddi		2.3	2.5	2.7	V
	Vss, Vs	ssq, Vssi	0	0	0	V
Input High Voltage *1	VIH	3.3V I/O	2.4	_	Vccq + 0.5	V
Imput riigir voitage	VIH	2.5V I/O	2.0	_	Vccq + 0.5	V
Input Low Voltage *2	VIL		-0.5	_	0.4	V
Ambient Temperature	٦	Га	0	_	70	°C





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ CAPACITANCE

 $(T_A = +25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol		Value			
	Symbol	Min	Тур	Max	Unit	
Input Capacitance, Except for CLK	C _{IN1}	1.5	_	5.0	pF	
Input Capacitance for CLK	C _{IN2}	1.5	_	4.0	pF	
I/O Capacitance (DQ ₀ to DQ ₃₁)	C _{I/O}	2.0	_	6.0	pF	

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Poro	motor	,	nbol	Condition		lue	Unit
Para	meter	Syl	IIDOI	Condition	Min	Max	Unit
Output High Voltag	0	V _{OH(DC)}	3.3V I/O	Iон = −2 mA	2.4	_	V
Output Flight Voltag	6	V OH(DC)	2.5V I/O	Iон = -0.5 mA	2.0		V
Output Low Voltage		Valore	3.3V I/O	IoL = 2 mA	_	0.4	V
		Vol(DC)	2.5V I/O	IoL = 0.5 mA	_	0.4	V
Input Leakage Current (Any Input except for DSE,BME)		lu		$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CCQ}};$ All other pins not under test = 0 V	-5	+5	μА
Input Leakage Curi (DSE,BME)	Input Leakage Current (DSE,BME)		IPD	V _{IN} = 0 V All other pins not under test = 0V	-5	+5	μА
Input Pull Down Re (DSE, BME)	esistance	R _{PD}			5	20	kΩ
Output Leakage Cu	urrent	Ісо		0 V ≤ V _{IN} ≤ V _{CCQ} ; High impedance	-5	+5	μΑ
Operating Current (Average Power Supply Current)	MB811L323229-12	Icc1		Burst Length = 1, tck = Min, tRC = Min, One bank active, Output pin open,	_	120	_ mA
	MB811L323229-18	i.		Adrress changed up to 1 - time during t_{RC} (Min), $0 \ V \le V_{IN} \le V_{IL}$ Max, V_{IH} Min $\le V_{IN} \le V_{CCQ}$		80	

Para	meter	Symbol	Condition	Va	lue	Unit		
Faia	imetei	Symbol	Condition	Min	Max	Onit		
			Icc2P At tc Po		CKE = VIL, All banks idle, tck = Min, Power down mode, $0 \ V \le VIN \le VIL Max$, $VIH \ Min \le VIN \le VCCQ$	_	2	mA
Power Supply		Icc2PS	CKE = V _{IL} , All banks idle, CLK = V _{IH} or V _{IL} , Power down mode, $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \text{ Max},$ V _{IH} Min $\leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CCQ}}$	_	1	mA		
Current (Precharge Standby Current)	MB811L323229-12	Icc2n	CKE = VIH, All banks idle, tck = Min, NOP commands only, Input signals (except to	_	12	mA		
	MB811L323229-18		CMD) are changed 1 time during 2 clocks, $0\ V \le V_{\text{IN}} \le V_{\text{IL}} \text{ Max},$ $V_{\text{IH}} \ \text{Min} \le V_{\text{IN}} \le V_{\text{CCQ}}$		8			
		Icc2ns	CKE = ViH, All banks idle, CLK = ViH or ViL, Input signal are stable, 0 V ≤ ViN ≤ ViL Max, ViH Min ≤ ViN ≤ Vccq	_	2	mA		

(Continued)

Par	Parameter		Condition	Va	lue	Unit
Par	ameter	Symbol	Condition	Min	Max	Unit
		Іссзр	CKE = V _{IL} , Any bank active, tc κ = Min, 0 V \leq V _{IN} \leq V _{IL} Max, V _{IH} Min \leq V _{IN} \leq V _{CCQ}	_	2	mA
		Іссзрѕ	$CKE = V_{IL},$ Any bank active, $CLK = V_{IH} \text{ or } V_{IL},$ $0 V \leq V_{IN} \leq V_{IL} \text{ Max},$ $V_{IH} \text{ Min} \leq V_{IN} \leq V_{CCQ}$	_	1	mA
Power Supply Current (Active Standby Current) MB811L323229-12 MB811L323229-18		CKE = V _{IH} , Any bank active, tcκ = Min, NOP commands only,		37.5		
	MB811L323229-18	Іссзи	Input signals (except to CMD) are changed 1 time during 2 clocks, $0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{IL}} \text{ Max},$ $\text{V}_{\text{IH}} \text{ Min} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CCQ}}$	_	25	mA
		Іссэнѕ	CKE = VIH, Any bank active, CLK = VIH or VIL, Input signals are stable, $0 \text{ V} \leq \text{VIN} \leq \text{VIL} \text{ Max},$ VIH Min $\leq \text{VIN} \leq \text{VCCQ}$	_	2	mA
Average Power Supply Current	MB811L323229-12		tck = Min, Burst Length = 4, Output pin open,		143	^
(Burst mode Current)	MB811L323229-18	Icc4	All-banks active, Gapless data output, $0 \ V \le V_{IN} \le V_{IL} \ Max,$ $V_{IH} \ Min \le V_{IN} \le V_{CCQ}$	_	95	mA
Average Power Supply Current	MB811L323229-12		Auto-refresh; tcκ = Min,		150	
(Refresh Current #1)	MB811L323229-18	Icc5	$t_{RC} = Min,$ $0 \ V \le V_{IN} \le V_{IL} \ Max,$ $V_{IH} \ Min \le V_{IN} \le V_{CCQ}$	_	100	mA
Average Power Su (Refresh Current #:		Icc6	$Self-refresh;\\ tck = Min,\\ CKE \leq 0.2\ V,\\ 0\ V \leq V_{IN} \leq V_{IL}\ Max,\\ V_{IH}\ Min \leq V_{IN} \leq V_{CCQ}$	_	2.5	mA

Notes: • All voltages are referenced to Vss.

- DC characteristics are measured after following the 18. Power-Up Initialization procedure in "■ FUNCTIONAL DESCRIPTION."
- lcc depends on the output termination or load condition, clock cycle rate, signal clocking rate. The specified values are obtained with the output open and no termination register.

■ AC CHARACTERISTICS

(1) AC Characteristics

(At recommended operating conditions unless otherwise noted.)

Paramatan		Cumbal	MB811L3	23229-12	MB811L3	23229-18	l lm:4
Parameter		Symbol	Min	Max	Min	Max	Unit
Clock Period	CL = 2	tck2	12	_	18	_	ns
Clock High Time		tсн	tcк x 0.3	_	tcк x 0.4	_	ns
Clock Low Time		t cL	tск x 0.3	_	tcк x 0.4	_	ns
Input Setup Time		t sı	3	-	4	_	ns
Input Hold Time		tнı	1.5	_	1.5	_	ns
Access Time from Clock (tck =Min) *2,*3,*4	CL = 2	t _{AC2}	_	9	_	9	ns
Output in Low-Z *2		t LZ	0	_	0	_	ns
Output in High-Z *2,*5	CL = 2	t HZ2	2	9	2	9	ns
Output Hold Time *2,*4	CL = 2	tон	2	_	2	_	ns
Time between Auto-Refresh command interval *1		t REFI	_	15.6	_	15.6	μs
Time between Refresh		tref	_	32	_	32	ms
Transition Time		t ⊤	0.5	10	0.5	10	ns
CKE Setup Time for Power Down Exit Time *2		t cksp	3	_	4	_	ns

^{*1:} This value is for reference only.

Notes: • AC characteristics are measured after following the POWER-UP INITIALIZATION procedure. (See "18. Power-Up Initialization in ■ FUNCTIONAL DESCRIPTION.)

- AC characteristics assume $t_T = 1$ ns, 10 pF of capacitive load and 50 Ω of terminated load.
- 1.4 V is the reference level for 3.3 V I/O for measuring timing of input signals. 1.2 V is the reference level for 2.5 V I/O for measuring timing of input signals. Transition times are measured between V_{IH} (Min) and V_{IL} (Max).

^{*2 :} If input signal transition time (t_T) is longer than 1 ns; [($t_T/2$) – 0.5] ns should be added to t_{AC} (Max), t_{HZ} (Max), and t_{CKSP} (Min) spec values, [($t_T/2$) – 0.5] ns should be subtracted from t_{LZ} (Min), t_{HZ} (Min), and t_{CH} (Min) spec values, and (t_T – 1.0) ns should be added to t_{CH} (Min), t_{CL} (Min), t_{SL} (Min), and t_{HL} (Min) spec values.

^{*3:} tac also specifies the access time at burst mode.

^{*4 :} tac and ton are measured under OUTPUT LOAD CIRCUIT shown in "OUTPUT LOAD CIRCUIT".

^{*5 :} Specified where output buffer is no longer driven.

(2) Base Values for Clock Count/Latency

Parameter		Symbol	MB811L3	23229-12	MB811L3	- Unit	
Farameter		Symbol	Min	Max	Min	Max	Unit
RAS Cycle Time *		t _{RC}	72	_	108	_	ns
RAS Precharge Time		t RP	24	_	36	_	ns
RAS Active Time		t RAS	48	110000	72	110000	ns
RAS to CAS Delay Time		t RCD	24	_	36	_	ns
Write Recovery Time		twR	18	_	18	_	ns
RAS to RAS Bank Active Delay Tir	ne	t rrd	24	_	36	_	ns
Data-in to Precharge Lead Time		t _{DPL} 12		_	18	_	ns
Data-in to Active/Refresh Command Period	CL=2	tDAL2	1 cyc + t _{RP}	_	1 cyc + t _{RP}	_	ns
Mode Resister Set Cycle Time		trsc	24	_	36	_	ns

^{* :} Actual clock count of trc (ℓ rc) will be sum of clock count of tras (ℓ ras) and trp (ℓ rp).

(3) CLOCK COUNT FORMULA

$$\label{eq:clock} \text{Clock cycle} \geq \frac{\text{Base Value}}{\text{Clock Period}} \text{ (Round up a whole number)}$$


Note: All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).

(4) LATENCY - FIXED VALUES

(The latency values on these parameters are fixed regardless of clock period.)


Parameter	Symbol	MB811L323229-12	MB811L323229-18	Unit
CKE to Clock Disable	ℓ CKE	1	1	cycle
DQM to Output in High-Z	ℓ DQZ	2	2	cycle
DQM to Input Data Delay	ℓ DQD	0	0	cycle
Last Output to Write Command Delay	ℓ owd	2	2	cycle
Write Command to Input Data Delay	<i>ℓ</i> DWD	0	0	cycle
Precharge to Output in High-Z Delay	ℓ ROH2	2	2	cycle
Burst Stop Command to Output in High-Z Delay	ℓBSH2	2	2	cycle
CAS to CAS Delay (Min)	ℓccd	1	1	cycle
CAS Bank Delay (Min)	ℓcbd	1	1	cycle

OUTPUT LOAD CIRCUIT



Note: By adding appropriate correlation factors to the test conditions, t_{AC} and t_{OH} measured when the Output is coupled to the Output Load Circuit are within specifications.

(5) Timing Diagram, Setup, Hold and Delay Time





Notes: • Reference level of input signal is 1.4 V for LVCMOS (3.3V I/O),1.2V for LVCMOS (2.5V I/O).


• Access time is measured at 1.4 V for LVCMOS (3.3V I/O),1.2V for LVCMOS (2.5V I/O).

• AC characteristics are also measured in this condition.

(6) Timing Diagram, Delay Time for Power Down Exit









■ TIMING DIAGRAMS

1. Clock Enable - READ and WRITE Suspend (@ BL = 4)




- *1 : The latency of CKE (ℓ CKE) is one clock.
- *2 : During read mode, burst counter will not be increased or decreased at the next clock of CSUS command. Output data remain the same data.0
- *3 : During the write mode, data at the next clock of CSUS command is ignored.

2. Clock Enable - Power Down Entry and Exit




- *1 : Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.
- *2 : Precharge command can be posted in conjunction with CKE after the last read data have been appeared on DQ.
- *3: It is recommended to apply NOP command in conjunction with CKE.
- *4: The ACTV command can be latched after toksp (Min) + 1 clock (Min).


3. Column Address to Column Address Input Delay




4. Different Bank Address Input Delay




5. DQM_0 to DQM_3 - Input Mask and Output Disable (@ BL=4)




6. Precharge Timing (Applied to The Same Bank)







8. READ Interrupted by Burst Stop (Example @ CL = 2, BL = Full Column)



9. WRITE Interrupted by Burst Stop (Example @ BL = 2)




10. WRITE Interrupted by Precharge (Example @ CL = 2)



Note : ullet The precharge command (PRE) should only be issued after the t_{DPL} of final data input is satisfied.


• PRECHARGE means 'PRE' or 'PALL'.

11. READ Interrupted by WRITE (Example @ CL = 2, $BL = \ge 4$)




- *1 : The first DQM makes high-impedance state High-Z between last output and first input data.
- *2 : The second DQM makes internal output data mask to avoid bus contention.
- *3 : The third DQM also makes internal output data mask. If burst read ends (final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.


12. WRITE to READ Timing (Example @ CL = 2, BL = 4)



13. READ with Auto-Precharge (Example @ CL = 2, BL = 2 Applied to Same Bank)




14. WRITE with Auto-Precharge (Example @ CL = 2, BL = 2 Applied to Same Bank)




- *1 : Precharge at write with Auto-precharge is started after CL 1 from the end of burst.
- *2 : The next command should be issued after BL+ t_{RP} (Min) at CL = 2 from WRITA command.
- Notes: Even if the final data is masked by DQM, the precharge does not start the clock of final data input.
 - Once auto precharge command is asserted, no new command within the same bank can be issued.
 - Auto-precharge command doesn't affect at full column burst operation except Burst READ & Single Write.

15. Auto-Refresh Timing




- *1 : All banks should be precharged prior to the first Auto-refresh command (REF).
- *2 : Bank select is ignored at REF command. The refresh address and bank select are selected by internal refresh counter.
- *3: Either NOP or DESL command should be asserted during tRC period while Auto-refresh mode.
- *4: Any activation command such as ACTV or MRS command other than REF command should be asserted after tree from the last REF command.

16. Self-Refresh Entry and Exit Timing



- *1 : The precharge command (PRE or PALL) should be asserted if any bank is active prior to Self-refresh Entry command (SELF).
- *2 : SELF command should be issued only after the last read data has been appeared on DQ.
- *3: The Self-refresh Exit command (SELFX) is latched after toksp (Min). It is recommended to apply NOP command in conjunction with CKE.
- *4 : Either NOP or DESL command can be used during tRC period.
- *5 : CKE should be held high within one tro period after toksr
- *6 : CKE level should be held less than 0.2 V during self-refresh mode.

17. Mode Register Set Timing



Note: The Mode Register Set command (MRS) should only be asserted after all banks have been precharged and DQ is in High-Z.

■ ORDERING INFORMATION

Part number	Configuration	Shipping form	Remarks
MB811L323229-12WFKT	524,288 word \times 32 bit \times 2 bank	wafer	
MB811L323229-18WFKT	524,288 word \times 32 bit \times 2 bank	wafer	

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0205

© FUJITSU LIMITED Printed in Japan