DS07-16302-2E

32-bit RISC Microcontroller

CMOS

FR Family MB91106

MB91106

■ DESCRIPTION

The MB91106 is a standard single-chip microcontroller constructed around the 32-bit RISC CPU (FR* family) core with abundant I/O resources and bus control functions optimized for high-performance/high-speed CPU processing for embedded controller applications. To carry out hi-speed performance of CPU instructions, instruction/data ROM of 64 Kbytes and RAM of 2 Kbytes are embedded in the MB91106.

The MB91101 is optimized for applications requiring high-performance CPU processing such as navigation systems, high-performance FAXs and printer controllers.

*: FR Family stands for FUJITSU RISC controller.


■ FEATURES

FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency: Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz)
- General purpose registers: 32 bits × 16
- 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle
- · Memory to memory transfer, bit processing, barrel shifter processing: Optimized for embedded applications
- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages
- Register interlock functions, efficient assembly language coding
- Branch instructions with delay slots: Reduced overhead time in branch executions

(Continued)

■ PACKAGE



(Continued)

- Internal multiplier/supported at instruction level
 - Signed 32-bit multiplication: 5 cycles
 - Signed 16-bit multiplication: 3 cycles
- Interrupt (push PC and PS): 6 cycles, 16 priority levels

External bus interface

- Clock doublure: Maximum internal bus 50 MHz, maximum external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle: 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6
- Interface supported for various memory technologies
 - DRAM interface (area 4 and 5)
- · Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured us input/output ports
- Little endian mode supported (Select 1 area from area 1 to 5)

DRAM interface

- 2 banks independent control (area 4 and 5)
- Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM
- Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh
 - CBR refresh (interval time configurable by 6-bit timer)
 - Self-refresh mode
- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective

DMA controller (DMAC)

- 8 channels
- Transfer incident/external pins/internal resource interrupt requests
- Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length: 8 bits/16 bits/32 bits selective
- NMI/interrupt request enables temporary stop operation

UART

- 3 independent channels
- Full-duplex double buffer
- Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity)
- Asynchronous (start-stop system), CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate
- Use external clock can be used as a transfer clock
- Error detection: Parity, frame, overrun

(Continued)

10-bit A/D converter (successive approximation conversion type)

- 10-bit resolution, 4 channels
- Successive approximation type: Conversion time of 5.6 μs at 25 MHz
- · Internal sample and hold circuit
- Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective
- Start: Software/external trigger/internal timer selective

16-bit reload timer

- 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective

Other interval timers

- 16-bit timer: 3 channels (U-TIMER)
- PWM timer: 4 channelsWatchdog timer: 1 channel

Bit search module

First bit transition "1" or "0" from MSB can be detected in 1 cycle

Interrupt controller

- External interrupt input: Non-maskable interrupt (NMI), normal interrupt × 4 (INT0 to INT3)
- Internal interrupt incident: UART, DMA controller (DMAC), 10-bit A/D converter, 16-bit reload-timer, PWM timer,
 U-TIMER and delayed interrupt module
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps)

Others

- Reset cause: Power-on reset/software reset/external reset
- Low-power consumption mode: Sleep mode/stop mode
- Clock control

Gear function: Operating clocks for CPU and peripherals are independently selective

Gear clock can be selected from 1/1, 1/2, 1/4 and 1/8 (or 1/2, 1/4, 1/8 and 1/16)

(However, operating frequency for peripherals is less than 25 MHz.)

• Packages: LQFP-100 and QFP-100


• CMOS technology (0.35 μm)


Power supply voltage: 3.3 V ± 0.3 V

■ PRODUCT LINEUP

Part number Parameter	MB91106	MB91V106	
Classification	Mass production products (mask ROM products)	Piggyback/evaluation product (for evaluation and development)	
IROM size	63 Kbytes	_	
IRAM size	_	64 Kbytes	
CROM size	64 Kbytes	_	
CRAM size	_	64 Kbytes	
RAM size	2 Kbytes	5 Kbytes	
Ι\$	_		
Other	Under trial manufacture	Under development	

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin	no.		Circuit	-
LQFP*1	QFP*2	Pin name	type	Function
25 to 32	28 to 35	D16 to D23	С	Bit 16 to bit 23 of external data bus
		P20 to P27		Can be configured as general purpose I/O port when external data bus width is set to 8-bit or in single chip mode.
33 to 39, 41	36 to 42, 44	D24 to D30, D31	С	Bit 24 to bit 31 of external data bus
		P30 to P36, P37		Can be configured as general purpose I/O ports when not used as address bus.
42, 44 to 50, 51 to 58	45, 47 to 53, 54 to 61	A00, A01 to A07, A08 to A15	Е	Bit 00 to bit 15 of external address bus
		P40, P41 to P47, P50 to P57		Can be configured as general purpose I/O ports when not used as address bus.
59 to 64, 66, 67	62 to 67, 69, 70	A16 to A21, A22, A23	E	Bit 16 to bit 23 of external address bus
		P60 to P67, P69, P70		Can be configured as general purpose I/O ports when not used as address bus.
68	71	A24	Е	Bit 24 of external address bus
		EOP0		Can be configured as DMAC EOP output (ch. 0) when DMAC EOP output is enabled.
		P70		Can be configured as general purpose I/O port when A24 and EOP0 are not used.
19	22	RDY	С	External ready input Inputs "0" when bus cycle is being executed and not completed.
		P80		Can be configured as general purpose I/O port when RDY is not used.
20	23	BGRNT	Е	External bus release acknowledge output Outputs "L" level when external bus is released.
		P81		Can be configured as general purpose I/O port when $\overline{\text{BGRNT}}$ is not used.
21	21 24 BRQ		С	External bus release request input Inputs "1" when release of external bus is required.
		P82		Can be configured as general purpose I/O port when BRQ is not used.
22	25	RD	Е	Read strobe output pin for external bus
		P83		Can be configured as general purpose I/O port when $\overline{\text{RD}}$ is not used.

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.		Din name Circu	Circuit		F	4:	
LQFP*1	QFP*2	Pin name	type	Function Can be configured as general purpose I/O port wh			
23	26	P84	E	Can be configure not used.	d as general p	urpose I/O por	t when WR0 is
		WR0		Write strobe output pin for external bus Relation between control signals and effective byte locations as follows:			
24	27	WR1	Е		16-bit bus width	8-bit bus width	Single chip mode
				D31 to D24	WR0	WR0	(I/O port enabled)
				D23 to D16	WR1	(I/O port enabled)	(I/O port enabled)
				Note: WR1 is Hi-Z during resetting. Attach an external pull-up resister bus width.		•	using at 16-bi
		P85	Can be configured as general purpose I/O port not used.				
11	14	CS0	E	Chip select 0 outp	put ("L" active)		
		PA0		Can be configure not used.	d as general p	urpose I/O por	t when $\overline{CS0}$ is
10	13	CS1 E Chip select 1 output ("L" active)					
		PA1		Can be configured as general purpose I/O port when CS1 is not used.			
9	12	CS2	Е	Chip select 2 outp	put ("L" active)		
		PA2		Can be configure	d as a port wh	en CS2 is not	used.
8	11	CS3	Е	Chip select 3 outp	put ("L" active)		
		PA3		Can be configure used.	d as a port wh	en CS3 and E	OP1 are not
		EOP1		EOP output pin for This function is averabled.			DMAC is
7	10	CS4	Е	Chip select 4 outp	put ("L" active)		
		PA4		Can be configured as general purpose I/O port when $\overline{\text{CS4}}$ is not used.			
6	9	CS5	Е	Chip select 5 outp	put ("L" active)		
		PA5		Can be configured as general purpose I/O port when $\overline{\text{CS5}}$ is not used.			
5	8	CLK	Е	System clock out Outputs clock sig		bus operating	frequency.
		PA6		Can be configure not used.	d as general p	urpose I/O por	t when CLK is

*1: FPT-100P-M05

^{*2:} FPT-100P-M06

Pin no.			Circuit		
LQFP*1	QFP*2	Pin name	type	Function	
96	99	RAS0	Е	RAS output for DRAM bank 0	
		PB0		Can be configured as general purpose I/O port when RAS0 is not used.	
97	100	CS0L	Е	CASL output for DRAM bank 0	
		PB1		Can be configured as general purpose I/O port when CS0L is not used.	
98	1	CS0H	Е	CASH output for DRAM bank 0	
		PB2		Can be configured as general purpose I/O port when CS0H is not used.	
99	2	DW0	Е	WE output for DRAM bank 0 ("L" active)	
		PB3		Can be configured as general purpose I/O port when $\overline{\text{DW0}}$ is not used.	
100	3	RAS1	Е	RAS output for DRAM bank 1	
		PB4		Can be configured as general purpose I/O port when RAS1 and EOP2 are not used.	
		EOP2		DMAC EOP output (ch. 2) This function is available when DMAC EOP output is enabled.	
1	4	CS1L	Е	CASL output for DRAM bank 1	
		PB5		Can be configured as general purpose I/O port when CS1L and DREQ are not used.	
		DREQ2		External transfer request input pin for DMA This pin is used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
2	5	CS1H	Е	CASH output for DRAM bank 1	
		PB6		Can be configured as general purpose I/O port when CS1H and DACK2 are not used.	
		DACK2		External transfer request accept output pin for DMAC (ch. 2) This function is available when transfer request output for DMAC is enabled.	
3	6	DW1	Е	WE output for DRAM bank 1 ("L" active)	
		PB7		Can be configured as general purpose I/O port when $\overline{\text{DW1}}$ is not used.	
16 to 18	19 to 21	MD0 to MD2	F	Mode pins 0 to 2 MCU basic operation mode is set by these pins. Directly connect these pins with Vcc or Vss for use.	
92	95	X0	А	Clock (oscillator) input	
91	94	X1	А	Clock (oscillator) output	
14	17	RST	В	External reset input	
12	15	NMI	G	NMI (non-maskable interrupt pin) input ("L" active)	

^{*1:} FPT-100P-M05 *2: FPT-100P-M06

Pin	no.	D'	Circuit	F	
LQFP*1	QFP*2	Pin name	type	Function	
95, 94	98, 97	INTO, INT1	E	External interrupt request input pins These pins are used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.	
		PE0, PE1		Can be configured as general purpose I/O ports when INT0 and INT1 are not used.	
89	92	INT2	E	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		SC1		Clock I/O pin for UART1 Clock output is available when clock output of UART1 is enabled.	
		PE2		Can be configured as general purpose I/O port when INT2 and SC1 are not used. This function is available when UART1 clock output is disabled.	
88	91	INT3	Е	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
	SC2		UART2 clock I/O pin Clock output is available when UART2 clock output is enabled.		
		PE3		Can be configured as general purpose I/O port when INT3 and SC2 are not used. This function is available when UART2 clock output is disabled.	
87, 90, DREQ0, E 86 89 DREQ1		E	External transfer request input pins for DMA These pins are used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.		
		PE4, PE5		Can be configured as general purpose I/O ports when DREQ0 and DREQ1 are not used.	
85	88	DACK0	E	External transfer request acknowledge output pin for DMAC (ch. 0) This function is available when transfer request output for DMAC is enabled.	
		PE6		Can be configured as general purpose I/O port when DACK0 is not used. This function is available when transfer request acknowledge output for DMAC or DACK0 output is disabled.	

*1: FPT-100P-M05 *2: FPT-100P-M06

Pin	no.		Circuit		
LQFP*1	QFP*2	Pin name	type	Function	
84	87	DACK1	E	External transfer request acknowledge output pin for DMAC (ch. 1) This function is available when transfer request output for DMAC is enabled.	
		PE7		Can be configured as general purpose I/O port when DACK1 is not used. This function is available when transfer request output for DMAC or DACK1 output is disabled.	
76	79	SIO	E	UART0 data input pin This pin is used for input during UART0 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		TRG0		PWM timer external trigger input pin (ch.0) This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		PF0		Can be configured as general purpose I/O port when SI0 and TRG0 are not used.	
77 80		SO0	E	UART0 data output pin This function is available when UART0 data output is enabled.	
		TRG1		PWM timer external trigger input pin This function is available when serial data output of PF1, UART0 are disabled.	
		PF1		Can be configured as general purpose I/O port when SO0 and TRG1 are not used. This function is available when serial data output of UART0 is disabled.	
78	81	SC0	Е	UART0 clock I/O pin Clock output is available when UART0 clock output is enabled.	
		ОСРА3		PWM timer output pin This function is available when PWM timer output is enabled.	
		PF2		Can be configured as general purpose I/O port when SC0 and OCPA3 are not used. This function is available when UART0 clock output is disabled.	
79	82	SI1	E	UART1 data input pin This pin is used for input during UART1 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		TRG2		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		PF3		Can be configured as general purpose I/O port when SI1 and TRG2 are not used.	

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.		D'	Circuit	Function	
LQFP*1	QFP*2	Pin name	type	Function	
80	83	SO1	E	UART1 data output pin This function is available when UART1 data output is enabled.	
		TRG3		PWM timer external trigger input pin This function is available when PF4, UART1 data outputs are disabled.	
		PF4		Can be configured as general purpose I/O port when SO1 and TRG3 are not used. This function is available when UART1 data output is disabled.	
81	84	SI2	Е	UART2 data input pin This pin is used for input during UART2 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		OCPA1		PWM timer output pin This function is available when PWM timer output is enabled.	
		PF5		Can be configured as general purpose I/O port when SI2 and OCPA2 are not used.	
82 85		SO2	Е	UART2 data output pin This function is available when UART2 data output is enabled.	
		OCPA2		PWM timer output pin This function is available when PWM timer output is enabled.	
		PF6		Can be configured as general purpose I/O port when SO2 and OCPA2 are not used. This function is available when UART2 data output is disabled.	
83	86	OCPA0	Е	PWM timer output pin This function is available when PWM timer output is enabled.	
		PF7		Can be configured as a port when OCPA0 and ATG are not used. This function is available when PWM timer output is disabled.	
		ATG		External trigger input pin for A/D converter This pin is used for input when external trigger is selected to cause A/D converter operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
72 to 75	75 to 78	AN0 to AN3	D	Analog input pins of A/D converter This function is available when AIC register is set to specify analog input mode.	
69	72	AVcc	_	Power supply pin (Vcc) for A/D converter	
70	73	AVRH	_	Reference voltage input (high) for A/D converter Make sure to turn on and off this pin with potential of AVRH or more applied to Vcc.	
71	74	AVss, AVRL	_	Power supply pin (Vss) for A/D converter and reference voltage input pin (low)	

*1: FPT-100P-M05 *2: FPT-100P-M06

(Continued)

Pin	no.	Pin name	Circuit	Function
LQFP*1	QFP*2	Fill liallie	type	Function
4, 13, 43, 93	7, 16, 46, 96	Vcc	_	Power supply pin (Vcc) for digital circuit Always power supply pin (Vcc) must be connected to the power supply
15, 40, 65, 90	18, 43, 68, 93	Vss	_	Earth level (Vss) for digital circuit

^{*1:} FPT-100P-M05


Note: In most of the above pins, I/O port and resource I/O are multiplexed e.g. xxx/Pxxx. In case of conflict between output of I/O port and resource I/O, priority is always given to the output of resource I/O.


^{*2:} FPT-100P-M06

■ DRAM CONTROL PIN

Pin name	Data bus 1	6-bit mode	Data bus 8-bit mode	Remarks
Pili lialile	2CAS/1WR mode 1CAS/2WR mode		Data bus 6-bit illoue	Remarks
RAS0	Area 4 RAS	Area 4 RAS	Area 4 RAS	Correspondence of "L" "H" to lower address 1
RAS1	Area 5 RAS	Area 5 RAS	Area 5 RAS	bit (A0) in data bus 16- bit mode "L": "0"
CS0L	Area 4 CASL	Area 4 CAS	Area 4 CAS	"H": "1" CASL: CAS which A0
CS0H	Area 4 CASH	Area 4 WEL	Area 4 CAS	corresponds to "0" area
CS1L	Area 5 CASL	Area 5 CAS	Area 5 CAS	CASH: CAS which A0 corresponds to
CS1H	Area 5 CASH	Area 5 WEL	Area 5 CAS	"1" area WEL: WE which A0 corresponds to
DW0	Area 4 WE	Area 4 WEH	Area 4 WE	"0" area WEH: WE which A0
DW1	Area 5 WE	Area 5 WEH	Area 5 WE	corresponds to "1" area

■ I/O CIRCUIT TYPE





■ HANDLING DEVICES

1. Preventing Latchup

In CMOS ICs, applying voltage higher than Vcc or lower than Vss to input/output pin or applying voltage over rating across Vcc and Vss may cause latchup.

This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.

Take care that the analog power supply (AVcc AVR) and the analog input do not exceed the digital power supply (Vcc) when the analog power supply turned on or off.

2. Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.


3. External Reset Input

It takes at least 5 machine cycle to input "L" level to the RST pin and to ensure inner reset operation properly.

4. Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode).

And can be used to supply only to X0 pin with 5 V power supply at 12.5 MHz and less than.



5. Power Supply Pins

When there are several Vcc and Vss pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all Vcc and Vss pins to the power supply or GND.

It is preferred to connect Vcc and Vss of MB91106 to power supply with minimal impedance possible.

It is also recommended to connect a ceramic capacitor as a bypass capacitor of about 0.1 μ F between Vcc and Vss at a position as close as possible to MB91106.

6. Crystal Oscillator Circuit

Noises around X0 and X1 pins may cause malfunctions of MB91106. In designing the PC board, layout X0, X1 and crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.

It is strongly recommended to design PC board so that X1 and X0 pins are surrounded by grounding area for stable operation.

7. Turning-on Sequence of A/D Converter Power Supply and Analog Input

Make sure to turn on the digital power supply (Vcc) before turning on the A/D converter (AVcc, AVRH) and applying voltage to analog input (AN0 to AN3).

Make sure to turn off digital power supply after power supply to A/D converters and analog inputs have been switched off. (There are no such limitations in turning on power supplies. Analog and digital power supplies may be turned on simultaneously.) Make sure that AVRH never exceeds AVcc when turning on/off power supplies.

8. Treatment of N.C. Pins

Make sure to leave N.C. pins open.

9. Fluctuation of Power Supply Voltage

Warranty range for normal operation against fluctuation of power supply voltage Vcc is as given in rating. However, sudden fluctuation of power supply voltage within the warranty range may cause malfunctions. It is recommended to make every effort to stabilize the power supply voltage to IC. It is also recommended that by controlling power supply as a reference of stabilizing, Vcc ripple fluctuation (P-P value) at the commercial frequency (50 Hz to 60 Hz) should be less than 10% of the standard Vcc value and the transient regulation should be less than 0.1 V/ms at instantaneous deviation like turning off the power supply.

10. Mode Setting Pins (MD0 to MD2)

Connect mode setting pins (MD0 to MD2) directly to Vcc or Vss.

Arrange each mode setting pin and Vcc or Vss patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.

11. Turning on the Power Supply

When turning on the power supply, never fail to start from setting the \overline{RST} pin to "L" level. And after the power supply voltage goes to Vcc level, at least after ensuring the time for 5 machine cycle, then set to "H" level.

12. Pin Condition at Turning on the Power Supply

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation of the internal regulator becomes stable. So it takes about 42 ms for the pin to be initialized from the oscillation starting at the source oscillation 12.5 MHz. Take care that the pin condition may be output condition at initial unstable condition.


13. Source Oscillation Input at Turning on the Power Supply

At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.

14. Initialization

Some internal resistors initialized only via power on reset are embedded in the device. To initialize these resistors, run power on reset by returning on the power supply or to set $\overline{\mathsf{RST}}$ pin to "H" level.


■ BLOCK DIAGRAM



■ CPU CORE

Memory Space

The FR family has a logical address space of 4 Gbytes (232 bytes) and the CPU linearly accesses the memory space.



*: Direct addressing area

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.

Direct areas consists of the following areas dependent on accessible data sizes.

Byte data access: 000H to 0FFH Half word data access: 000H to 1FFH Word data access: 000H to 3FFH

Notes: • Access to the external area can be execute in the single chip mode.

To access to the external area, select internal ROM external bus mode via mode resistor.

Never execute data access to the instruction ROM area.

• In the instruction/data ROM, images in block of 64 Kbytes can be seen. Make an instruction/data in the area 000F0000H to 000FFFFFH.

2. Registers

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.

· Dedicated registers

Program counter (PC): 32-bit length, indicates the location of the instruction to be executed.

Program status (PS): 32-bit length, register for storing register pointer or condition codes


Table base register (TBR): Holds top address of vector table used in EIT (Exceptional/Interrupt/Trap)

processing.

Return pointer (RP): Holds address to resume operation after returning from a subroutine.


System stack pointer (SSP): Indicates system stack space. User's stack pointer (USP): Indicates user's stack space.

Multiplication/division result register (MDH/MDL): 32-bit length, register for multiplication/division



• Program status (PS)

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and a interrupt level mask register (ILM).



• Condition code register (CCR)

S-flag: Specifies a stack pointer used as R15.

I-flag: Controls user interrupt request enable/disable.

N-flag: Indicates sign bit when division result is assumed to be in the 2's complement format.

Z-flag: Indicates whether or not the result of division was "0".

V-flag: Assumes the operand used in calculation in the 2's complement format and indicates whether

or not overflow has occurred.

C-flag: Indicates if a carry or borrow from the MSB has occurred.

• System condition code register (SCR)

T-flag: Specifies whether or not to enable step trace trap.

• Interrupt level mask register (ILM)

ILM4 to ILM0: Register for holding interrupt level mask value. The value held by this register is used as a


level mask. When an interrupt request issued to the CPU is higher than the level held by ILM,

the interrupt request is accepted.

ILM4	ILM3	ILM2	ILM1	ILM0	Interrupt level	High-low
0	0	0	0	0	0	High
		:			:	†
0	1	0	0	0	15	
		:			:	•
1	1	1	1	1	31	Low

■ GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address).



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13: Virtual accumulator (AC)

R14: Frame pointer (FP)

R15: Stack pointer (SP)

Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000H (SSP value).

■ SETTING MODE

1. Pin


• Mode setting pins and modes

Мо	Mode setting pins		Mode name	Reset vector access area	External data bus width	Bus mode	
MD2	MD1	MD0		access area	bus width		
0	0	0	External vector mode 0	External	8 bits	External ROM/external bus	
0	0	1	External vector mode 1	External	16 bits	mode	
0	1	0	_	_	_	Inhibited	
0	1	1	Internal vector mode	Internal	(Mode register)	Single-chip mode*	
1	_	_	_	_	_	Not use	

^{*:} MB91106 support single-chip mode.

2. Registers

• Mode setting registers (MODR) and modes



• Bus mode setting bits and functions

M1	МО	Functions	Note
0	0	Single-chip mode	
0	1	Internal ROM/external bus mode	
1	0	External ROM/external bus mode	
1	1	_	Inhibited

■ I/O MAP

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value				
000000н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX				
000001н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX				
000002н		(Vacancy)							
000003н		(vacancy)							
000004н	PDR7	Port 7 data register	R/W	Port 7	Х в				
000005н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX				
000006н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXX				
000007н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX				
000008н	PDRB	Port B data register	R/W	Port B	XXXXXXXX				
000009н	PDRA	Port A data register	R/W	Port A	-XXXXXXX в				
00000Ан		(Vacancy)							
00000Вн	PDR8	Port 8 data register	R/W	Port 8	—— X X X X X X в				
00000Сн		0.4							
to 000011н		(Vacancy)							
	PDRE	Port E data register	R/W	Port E	XXXXXXXX				
000013н	PDRF	Port F data register	R/W	Port F	XXXXXXXX				
000014н									
to 00001Вн		(Vacancy)							
00001Сн	SSR0	Serial status register 0	R/W		00001-00в				
00001Дн	SIDR0/SODR0	Serial input data register 0/serial output data register 0	R/W	UART0	XXXXXXXX				
00001Ен	SCR0	Serial control register 0	R/W		00000100в				
00001Fн	SMR0	Serial mode register 0	R/W		000-00 в				
000020н	SSR1	Serial status register 1	R/W		00001-00в				
000021н	SIDR1/SODR1	Serial input data register 1/serial output data register 1	R/W	UART1	XXXXXXXX				
000022н	SCR1	Serial control register 1	R/W		00000100в				
000023н	SMR1	Serial mode register 1	R/W		000-00в				
000024н	SSR2	Serial status register 2	R/W		00001-00в				
000025н	SIDR2/SODR2	Serial input data register 2/serial output data register 2	R/W	UART2	XXXXXXXX				
000026н	SCR2	Serial control register 2	R/W		00000100в				
000027н	SMR2	Serial mode register 2	R/W		000-00 в				

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value		
000028н	TMDL DO	10 hit valued we sister 0	W		XXXXXXXX		
000029н	TMRLR0	16-bit reload register 0	VV	16-bit reload	XXXXXXXX		
00002Ан	TMR0	16 hit timer register 0	D	timer 0	XXXXXXXX		
00002Вн	TIVIRU	16-bit timer register 0	R		XXXXXXXX		
00002Сн		(Macanau)					
00002Dн		(Vacancy)					
00002Ен	TMCSR0	16-bit reload timer control status	R/W	16-bit reload	 00000 в		
00002Fн	TIVICSRU	register 0	K/VV	timer 0	00000000в		
000030н	TMRLR1	16 hit relead register 1	10/		XXXXXXXX в		
000031н	TIVIKLKI	16-bit reload register 1	W	16-bit reload	XXXXXXXX		
000032н	TMR1	16 hit timer register 1	D	timer 1	XXXXXXXX		
000033н	TIVIKI	16-bit timer register 1	R		XXXXXXXX		
000034н		()(0,000,00)					
000035н		(Vacancy)					
000036н	TMCSR1 16-bit reload timer control status R/W		D/M	16-bit reload	 0000в		
000037н	TWCSKT	register 1	FX/VV	timer 1	00000000в		
000038н	ADCR	A/D convertor data register	R	10-bit A/D	0 0 0 0 0 0 X X B		
000039н	ADCK	A/D converter data register	K		XXXXXXXX в		
00003Ан	ADCS	A/D convertor control status register	R/W	converter	00000000		
00003Вн	ADCS	A/D converter control status register	K/VV		00000000		
00003Сн	TMRLR2	16 hit relead register 2	١٨/		XXXXXXXX		
00003Dн	TWIKLKZ	16-bit reload register 2	W	16-bit reload	XXXXXXXX B		
00003Ен	TMR2	16 hit timer register 2	R	timer 2	XXXXXXXX		
00003Fн	TIVIRZ	16-bit timer register 2	K		XXXXXXXX		
000040н		()(0,000,0)					
000041н		(Vacancy)					
000042н	TMCSR2 16-bit reload timer control status register 2 R/W		16-bit reload	 0000в			
000043н			K/VV	timer 2	00000000		
000044н to 000077н	(Vacancy)						

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value	
000078н	UTIMO/UTIMRO	U-TIMER register ch. 0 /U-TIMER	R/W	U-TIMER 0	00000000в	
000079н	OTTIVIO/OTTIVIRO	reload register ch. 0	FX/ VV	O-TIMER O	00000000в	
00007Ан		(Vacancy)				
00007Вн	UTIMC0	U-TIMER control register ch. 0	R/W	U-TIMER 0	00001в	
00007Сн	UTIM1/UTIMR1	U-TIMER register ch. 1/reload	R/W	U-TIMER 1	00000000в	
00007Dн	OTHVIT/OTHVIKT	register ch. 1	FX/ VV	O-TIMER I	00000000в	
00007Ен		(Vacancy)				
00007Fн	UTIMC1	U-TIMER control register ch. 1	R/W	U-TIMER 1	000001в	
000080н	UTIM2/UTIMR2	U-TIMER register ch. 2/U-TIMER	R/W	U-TIMER 2	00000000в	
000081н	UTIMZ/UTIMRZ	reload register ch. 2	PC/VV	U-TIMER 2	00000000в	
000082н		(Vacancy)				
000083н	UTIMC2	U-TIMER control register ch. 2	R/W	U-TIMER 2	000001в	
000084н to 000093н	(Vacancy)					
000094н	EIRR	External interrupt cause register	R/W	External	00000000в	
000095н	ENIR	Interrupt enable register	R/W	interrupt/ NMI	00000000в	
000096н to 000098н		(Vacancy)				
000099н	ELVR	External interrupt request level setting register	R/W	External interrupt/ NMI	00000000	
00009Ан to 0000D1н		(Vacancy)				
0000D2н	DDRE	Port E data direction register	W	Port E	00000000в	
0000Д3н	DDRF	Port F data direction register	W	Port F	00000000в	
0000D4н to 0000DBн		(Vacancy)				
0000DСн	CCN14	Conoral control register 4	D/\\/	PWM	00110010в	
0000DDн	GCN1	General control redictor 1 P/VV		timer 1	00010000в	
0000ДЕн		(Vacancy)				
0000DFн	GCN2	General control register 2	R/W	PWM timer 2	00000000	

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value
0000Е0н	DTMDO	DWM times register 0	В		11111111в
0000Е1н	PTMR0	PWM timer register 0	R		11111111
0000Е2н	PCSR0	PWM cycle setting register 0	W		XXXXXXXX B
0000ЕЗн	PUSKU	Prvivi cycle setting register o	VV	PWM	XXXXXXXX
0000Е4н	PDUT0	PWM duty setting register 0	W	timer 0	XXXXXXXX B
0000Е5н	PDOTO	F Will duty Setting register 0	VV		XXXXXXXX B
0000Е6н	PCNH0	Control status register H 0	R/W		0000000-в
0000Е7н	PCNL0	Control status register L 0	R/W		00000000
0000Е8н	PTMR1	PWM timer register 1	R		11111111 в
0000Е9н	FIVINI	r www timer register i	IX.		11111111в
0000ЕАн	PCSR1	PWM cycle setting register 1	W		XXXXXXXX B
0000ЕВн	1 001(1	1 WWW Cycle Setting register 1	VV	PWM	XXXXXXXX B
0000ЕСн	PDUT1	PWM duty setting register 1	W	timer 1	XXXXXXXX B
0000ЕДн	1 0011	1 Will duty setting register 1	VV		XXXXXXXX B
0000ЕЕн	PCNH1	Control status register H 1	R/W		0000000-в
0000ЕГн	PCNL1	Control status register L 1	R/W		00000000
0000F0н	PTMR2	PWM timer register 2	R		11111111в
0000F1н	1 TIVITAZ	1 Will little Tegister 2	10		11111111в
0000F2н	PCSR2	PWM cycle setting register 2	W		XXXXXXX
0000F3н	TOOKE	1 WWW Cycle Setting register 2	٧٧	PWM	XXXXXXXX
0000F4н	PDUT2	PWM duty setting register 2	W	timer 2	XXXXXXXX
0000F5н	1 5012	1 Will duty setting register 2	٧٧		XXXXXXX
0000F6н	PCNH2	Control status register H 2	R/W		000000-в
0000F7н	PCNL2	Control status register L 2	R/W		00000000
0000F8н	PTMR3	PWM timer register 3	R		11111111в
0000F9н	TIVING	1 Will little register 5	IX.		11111111в
0000FАн	PCSR3	PWM cycle setting register 3	W		XXXXXXXX
0000FВн	1 0010	1 Will Cycle Setting register 3	VV	PWM	XXXXXXXX B
0000FСн	PDUT3	PWM duty setting register 3 W	W	timer 3	XXXXXXXX
0000FDн	1 5010	1 Trivi daty Setting register 5	V V		XXXXXXXX
0000FЕн	PCNH3	Control status register H 3	R/W		000000-в
0000FFн	PCNL3	Control status register L 3	R/W		00000000в

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value			
000100н to 0001FFн		(Vacancy)						
000200н					XXXXXXXX			
000201н			D 0.44		XXXXXXXX			
000202н	DPDP	DMAC parameter descriptor pointer	R/W		XXXXXXXX			
000203н					ХОООООООВ			
000204н					00000000			
000205н	DACCD	DMAC control status as sister	DAM	DMA	00000000в			
000206н	DACSR	DMAC control status register	R/W	controller (DMAC)	00000000			
000207н				- /	00000000			
000208н					XXXXXXXX			
000209н	DATOD	DMAC win control register	D ///		X X O O O O O O B			
00020Ан	DATCR	DMAC pin control register	R/W		ХХООООООВ			
00020Вн					ХХООООООВ			
00020Сн to 0003ЕГн		(Vacancy)						
0003F0н					XXXXXXXX			
0003F1н	D0D0	Bit search module 0-detection data			XXXXXXXX			
0003F2н	BSD0	register	W		XXXXXXXX			
0003F3н					XXXXXXXX			
0003F4н					XXXXXXXX			
0003F5н	DCD4	Bit search module 1-detection data	D/M		XXXXXXXX			
0003F6н	BSD1	register	R/W		XXXXXXXX			
0003F7н				Bit search	XXXXXXXX			
0003F8н				module	XXXXXXXX			
0003F9н	BCDC	Bit search module transition-	W		XXXXXXXX			
0003FАн		detection data register	VV		XXXXXXXX			
0003FВн					XXXXXXXX			
0003FСн					XXXXXXXX			
0003FDн	DCDD	Bit search module detection result			XXXXXXXX			
0003FЕн	BSRR	register	R		XXXXXXXX			
0003FFн				ļ	XXXXXXXX			

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value
000400н	ICR00	Interrupt control register 0	R/W		11111 в
000401н	ICR01	Interrupt control register 1	R/W		11111 В
000402н	ICR02	Interrupt control register 2	R/W		11111 В
000403н	ICR03	Interrupt control register 3	R/W		11111 В
000404н	ICR04	Interrupt control register 4	R/W		11111 В
000405н	ICR05	Interrupt control register 5	R/W		11111 В
000406н	ICR06	Interrupt control register 6	R/W		11111 В
000407н	ICR07	Interrupt control register 7	R/W		11111 В
000408н	ICR08	Interrupt control register 8	R/W		11111 В
000409н	ICR09	Interrupt control register 9	R/W		11111 В
00040Ан	ICR10	Interrupt control register 10	R/W		11111 В
00040Вн	ICR11	Interrupt control register 11	R/W		11111 В
00040Сн	ICR12	Interrupt control register 12	R/W		11111 В
00040Дн	ICR13	Interrupt control register 13	R/W		11111 В
00040Ен	ICR14	Interrupt control register 14	R/W		11111 В
00040Гн	ICR15	Interrupt control register 15	R/W	Interrupt	11111 В
000410н	ICR16	Interrupt control register 16	R/W	controller	11111 В
000411н	ICR17	Interrupt control register 17	R/W		11111 В
000412н	ICR18	Interrupt control register 18	R/W		11111 В
000413н	ICR19	Interrupt control register 19	R/W		11111 В
000414н	ICR20	Interrupt control register 20	R/W		11111 В
000415н	ICR21	Interrupt control register 21	R/W		11111 В
000416н	ICR22	Interrupt control register 22	R/W		11111 В
000417н	ICR23	Interrupt control register 23	R/W		11111 В
000418н	ICR24	Interrupt control register 24	R/W		11111 В
000419н	ICR25	Interrupt control register 25	R/W		11111 В
00041Ан	ICR26	Interrupt control register 26	R/W		11111 в
00041Вн	ICR27	Interrupt control register 27	R/W		11111 В
00041Сн	ICR28	Interrupt control register 28	R/W		11111 В
00041Dн	ICR29	Interrupt control register 29	R/W		11111 в
00041Ен	ICR30	Interrupt control register 30	R/W		11111 В
00041Гн	ICR31	Interrupt control register 31	R/W		11111 в

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value	
000420н to 00042Ен						
00042Fн	ICR47	Interrupt control register 47	R/W		11111 _в	
000430н	DICR	Delayed interrupt control register	R/W	Interrupt	0 в	
000431н	HRCL	Hold request cancel request level setting register	R/W	controller	11111в	
000432н to 00047Fн		(Vacancy)				
000480н	RSRR/WTCR	Reset cause register/ watchdog cycle control register	R/W		1X X X X — 0 0 в	
000481н	STCR	Standby control register	R/W		000111в	
000482н	PDRR	DMA controller request squelch register	R/W	Clock	O O O O В	
000483н	CTBR	Timebase timer clear register	W	control	XXXXXXXX	
000484н	GCR	Gear control register	R/W		110011-1в	
000485н	WPR	Watchdog reset occurrence postpone register				
000486н 000487н		(Vacancy)				
000488н	PCTR	PLL control register	R/W	PLL control	000в	
000489н to 0005FFн		(Vacancy)				
000600н	DDR3	Port 3 data direction register	W	Port 3	00000000	
000601н	DDR2	Port 2 data direction register	W	Port 2	00000000	
000602н to 000603н		(Vacancy)				
000604н	DDR7	Port 7 data direction register	W	Port 7	0 в	
000605н	DDR6	Port 6 data direction register	W	Port 6	00000000	
000606н	DDR5	Port 5 data direction register	W	Port 5	00000000	
000607н	DDR4	Port 4 data direction register	W	Port 4	00000000	
000608н	DDRB	Port B data direction register	W	Port B	00000000в	
000609н	DDRA	Port A data direction register	W	Port A	-0000000	
00060Ан		(Vacancy)				
00060Вн	DDR8	Port 8 data direction register	W	Port 8	 000000в	

Address	Register name (abbreviated)	Register name	Read/write	Resources name	Initial value
00060Сн	ASR1	Area select register 1	W		00000000в
00060Дн	ASKI	Area select register 1	VV		0000001в
00060Ен	AMR1	Aron monk register 1	W		00000000
00060Fн	AIVIKI	Area mask register 1	VV		00000000
000610н	ASR2	Area select register 2	W		00000000
000611н	ASK2	Area select register 2	VV		0000010в
000612н	AMR2	Aron monk register 2	W		00000000
000613н	AIVIKZ	Area mask register 2	VV		$0\ 0\ 0\ 0\ 0\ 0\ 0\ B$
000614н	ASR3	Area coloct register 2	W		00000000
000615н	ASKS	Area select register 3	VV		0000011в
000616н	AMDO	Area maak register 2	10/		00000000
000617н	AMR3	Area mask register 3	W		00000000
000618н	A C D 4	A	10/		00000000
000619н	ASR4	Area select register 4	W		00000100в
00061Ан	ANAD 4	Assessed as sister 4	10/		00000000
00061Вн	AMR4	Area mask register 4	W	External bus interface	00000000
00061Сн	40D5	Association sistem 5	10/		00000000
00061Dн	ASR5	Area select register 5	W		00000101в
00061Ен	AMDE	A	10/		00000000
00061Fн	AMR5	Area mask register 5	W		00000000
000620н	AMD0	Area mode register 0	R/W		 00111в
000621н	AMD1	Area mode register 1	R/W		000000в
000622н	AMD32	Area mode register 32	R/W		00000000
000623н	AMD4	Area mode register 4	R/W		0 — — 0 0 0 0 0 в
000624н	AMD5	Area mode register 5	R/W		0 — — 0 0 0 0 0 в
000625н	DSCR	DRAM signal control register	W		00000000
000626н	DEOD	Defend and delegation	DAM		—— X X X X X X в
000627н	RFCR	Refresh control register	R/W		00000в
000628н					1100 в
000629н	EPCR0	External pin control register 0	W		-1111111в
00062Ан					1 в
00062Вн	EPCR1	External pin control register 1	W		11111111
00062Сн					00000000
00062Dн	DMCR4	DRAM control register 4	R/W		000000-в
00062Ен				-	00000000
00062Fн	DMCR5	DRAM control register 5	R/W		000000-в

(Continued)

Address	Register name (abbreviated)	Read/write	Resources name	Initial value	
000630н to 0007FDн		(Vacancy)			
0007FЕн	LER	Little endian register	W	External bus	 0 0 0 в
0007FFн	MODR	Mode register	interface	XXXXXXXX	

About Programming

R/W: Readable and writable

R: Read only W: Write only

Explanation of initial values

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- X: The initial value of this bit is undefined.
- -: This bit is not used. The initial value of this bit is undefined.

RMW system instructions (RMW: Read Modify Write)

AND	Rj, @ Ri	OR	Rj, @ Ri	EOR	Rj, @ Ri
ANDH	Rj, @ Ri	ORH	Rj, @ Ri	EORH	Rj, @ Ri
ANDB	Rj, @ Ri	ORB	Rj, @ Ri	EORB	Rj́, @ Ri
BANDL	#μ4, @ Ri	BORL	#µ4, @ Ri	BEORL	#µ4, @ Ri
BANDH	#μ4, @ Ri	BORH	#µ4, @ Ri	BEORH	#µ4, @ Ri

Notes: • Never execute a RMW system instruction to the resistor has a write only bit.

• The area "vacancy" on the I/O map is reserved area. Access to this area are deal with to an internal area. No access signals to the external area would be generated.

■ INTERRUPT CAUSES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTER ALLOCATIONS

	Interru	pt number	Interru	pt level	TBR default
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address
Reset	0	00	_	3FСн	000FFFFCн
Reserved for system	1	01	_	3F8н	000FFFF8н
Reserved for system	2	02	_	3F4н	000FFFF4н
Reserved for system	3	03	_	3F0н	000FFFOн
Reserved for system	4	04	_	3ЕСн	000FFFECн
Reserved for system	5	05	_	3Е8н	000FFFE8н
Reserved for system	6	06	_	3Е4н	000FFFE4н
Reserved for system	7	07	_	3Е0н	000FFFE0н
Reserved for system	8	08	_	3DСн	000FFFDCн
Reserved for system	9	09	_	3D8н	000FFFD8н
Reserved for system	10	0A	_	3D4н	000FFFD4н
Reserved for system	11	0B	_	3D0н	000FFFD0н
Reserved for system	12	0C	_	3ССн	000FFFCCн
Reserved for system	13	0D	_	3С8н	000FFC8н
Exception for undefined instruction	14	0E	_	3С4н	000FFFC4н
NMI request	15	0F	F _H fixed	3С0н	000FFFC0н
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н
UART0 receive complete	20	14	ICR04	3АСн	000FFFACн
UART1 receive complete	21	15	ICR05	3А8н	000FFFA8н
UART2 receive complete	22	16	ICR06	3А4н	000FFFA4н
UART0 transmit complete	23	17	ICR07	3А0н	000FFFA0н
UART1 transmit complete	24	18	ICR08	39Сн	000FFF9Сн
UART2 transmit complete	25	19	ICR09	398н	000FFF98н
DMAC0 (complete, error)	26	1A	ICR10	394н	000FFF94н
DMAC1 (complete, error)	27	1B	ICR11	390н	000FFF90н
DMAC2 (complete, error)	28	1C	ICR12	38Сн	000FFF8Сн
DMAC3 (complete, error)	29	1D	ICR13	388н	000FFF88н
DMAC4 (complete, error)	30	1E	ICR14	384н	000FFF84н
DMAC5 (complete, error)	31	1F	ICR15	380н	000FFF80н

Indonesia de la compansión de la compans	Interru	ıpt number	Interrupt level		TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
DMAC6 (complete, error)	32	20	ICR16	37Сн	000FFF7Сн	
DMAC7 (complete, error)	33	21	ICR17	378н	000FFF78н	
A/D converter (successive approximation conversion type)	34	22	ICR18	374н	000FFF74н	
16-bit reload timer 0	35	23	ICR19	370н	000FFF70н	
16-bit reload timer 1	36	24	ICR20	36Сн	000FFF6Сн	
16-bit reload timer 2	37	25	ICR21	368н	000FFF68н	
PWM 0	38	26	ICR22	364н	000FFF64н	
PWM 1	39	27	ICR23	360н	000FFF60н	
PWM 2	40	28	ICR24	35Сн	000FFF5Сн	
PWM 3	41	29	ICR25	358н	000FFF58н	
U-TIMER 0	42	2A	ICR26	354н	000FFF54н	
U-TIMER 1	43	2B	ICR27	350н	000FFF50н	
U-TIMER 2	44	2C	ICR28	34Сн	000FFF4Сн	
Reserved for system	45	2D	ICR29	348н	000FFF48н	
Reserved for system	46	2E	ICR30	344н	000FFF44н	
Reserved for system	47	2F	ICR31	340н	000FFF40н	
Reserved for system	48	30	_	33Сн	000FFF3Сн	
Reserved for system	49	31	_	338н	000FFF38н	
Reserved for system	50	32	_	334н	000FFF34н	
Reserved for system	51	33	_	330н	000FFF30н	
Reserved for system	52	34	_	32Сн	000FFF2Сн	
Reserved for system	53	35	_	328н	000FFF28н	
Reserved for system	54	36	_	324н	000FFF24н	
Reserved for system	55	37	_	320н	000FFF20н	
Reserved for system	56	38	_	31Сн	000FFF1Сн	
Reserved for system	57	39	_	318н	000FFF18н	
Reserved for system	58	3A	_	314н	000FFF14н	
Reserved for system	59	3B	_	310н	000FFF10н	
Reserved for system	60	3C	_	30Сн	000FFF0Сн	
Reserved for system	61	3D	_	308н	000FFF08н	
Reserved for system	62	3E	_	304н	000FFF04н	
Delayed interrupt cause bit	63	3F	ICR47	300н	000FFF00н	

Interrupt causes	Interrupt number		Interrupt level		TBR default
	Decimal	Hexadecimal	Register	Offset	address
Reserved for system (used in REALOS*)	64	40	_	2FСн	000FFEFCн
Reserved for system (used in REALOS*)	65	41	_	2F8н	000FFEF8н
Used in INT instructions	66 to 255	42 to FF	_	2F4н to 000н	000FFEF4н to 000FFD00н

^{*:} When using in REALOS/FR, interrupt 0x40, 0x41 for system code.

■ PERIPHERAL RESOURCES

1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR0 to PDRF) and data direction register (DDR0 to DDRF), where bits PDR0 to PDRF and bits DDR0 to DDRF corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit "0" specifies input and "1" specifies output.

• For input (DDR = "0") setting;

PDR reading operation: reads level of corresponding external pin.

PDR writing operation: writes set value to PDR.


• For output (DDR = "1") setting;


PDR reading operation: reads PDR value.

PDR writing operation: outputs PDR value to corresponding external pin.

(1) Register configuration

Address bit 7		bit 0	Initial value	
000001н	PDR2		XXXXXXXX	(R/W
000000н	PDR3		XXXXXXX B	(R/W
000007н	PDR4		XXXXXXXX в	(R/W
000006н	PDR5		XXXXXXXX в	(R/W
000005н	PDR6		XXXXXXXX в	(R/W
000004н	PDR7		Х в	(R/W
00000Вн	PDR8		X X X X X X в	(R/W
000009н	PDRA		- ХХХХХХХ в	(R/W
000008н	PDRB		ХХХХХХХ В	(R/W
000012н	PDRE		ХХХХХХХ В	(R/W
000013н	PDRF		XXXXXXX B	(R/W
(): Access R/W: Readable and w X : Indeterminate	ritable			





2. DMA Controller (DMAC)

The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.

DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode: single/block transfer, burst transfer and continuous transfer: 3 kinds of transfer
- Transfer all through the area
- Max. 65536 of transfer cycles
- Interrupt function right after the transfer
- Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin three pins for each


(1) Registers configuration

• DMAC internal registers

DMAC parameter d	escriptor pointer		Initial value	
Address 00000200H	bit 31 DPDP	bit 0	XXXXXXX B XXXXXXXX B XXXXXXXX B X0000000 B	(R/W)
• DMAC control statu Address 00000204 _H	bit 31 DACSR	bit 0	Initial value 0 0 0 0 0 0 0 0 B 0 0 0 0 0 0 0 0 B 0 0 0 0	(R/W)
• DMAC pin control re Address 00000208 _H	egister bit 31 DATCR	bit 0	0 0 0 0 0 0 0 0 B Initial value X X X X X X X B X X 0 0 0 0 0 0 B X X 0 0 0 0 0 0 B	(R/W)
() : Acces: R/W : Reada X : Indete	ble and writable		ХХООООООВ	

• DMAC descriptor

The first word of descriptor						
bit 31	bit 16					
DMACT		(R/W)				
bit 15 bit 11 bit 8 bit 7	bit 0					
[– BLK		(R/W)				
	bit 0	(D 141)				
SADR		(R/W)				
bit 31	bit 0					
DADR		(R/W)				
nd writable						
	bit 15 bit 11 bit 8 bit 7 - BLK Dr bit 31 SADR	DMACT bit 15 bit 11 bit 8 bit 7 bit 0 c - BLK -				



3. UART

The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.


The MB91106 consists of 3 channels of UART.

- Full double double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate

Any baud rate can be set by internal timer (refer to section "4. U-TIMER").

- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal: NRZ code
- Enable DMA transfer/start by interrupt.

Serial control register	0 to 2				
Address SCR0: 00001EH SCR1: 000022H SCR2: 000026H	bit 15 SCR0 to	bit 8 bit 7	bit 0	Initial value 0 0 0 0 0 1 0 0 в (R/W)	
Serial model register	0 to 2				
Address SMR0:00001FH SMR1:000023H SMR2:000027H	bit 15 (SCF	bit 8 bit 7	bit 0		
Serial status register	0 to 2				
Address SSR0:00001CH SSR1:000020H SSR2:000024H	bit 15 SSR0 to	bit 8 bit 7		Initial value 0 0 0 0 1 - 0 0 в (R/W)	
Serial input data regis	ster 0 to 2				
Address SIDR0:00001DH SIDR1:000021H SIDR2:000025H Serial output data reg	bit 15 (SSR	bit 8 bit 7	bit 0	Initial value	
		hit 0 hit 7	h:+ 0	La Wallaca Laca	
Address SODR0 : 00001DH SODR1 : 000021H SODR2 : 000025H	bit 15 (SSF	bit 8 bit 7		Initial value	
() : Access R/W : Readable a - : Unused X : Indetermin					



4. U-TIMER (16-bit Timer for UART Baud Rate Generation)


The U-TIMER is a 16-bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.

The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.

The MB91106 has 3 channel U-TIMER embedded on the chip. When used as an interval timer, two cupple of U-TIMER (ch0, ch1) can be cascaded and an interva of up to $2^{32} \times \phi$ can be counted.

(1) Register configuration

U-TIMER register ch.	.0 to ch.2	
Address	bit 15 bit 0	Initial value
UTIM0 : 00000078н UTIM1 : 0000007Сн	UTIM0 to UTIM2	0 0 0 0 0 0 0 0 в (R) 0 0 0 0 0 0 0 в
UTIM2 : 00000080H		
U-TIMER reload regis	ster ch.0 to ch.2	
Address	bit 15 bit 0	Initial value
UTIMR0 : 00000078H	UTIMR0 to UTIMR2	0 0 0 0 0 0 0 0 в (W) 0 0 0 0 0 0 0 0 в
UTIMR1 : 0000007Сн UTIMR2 : 00000080н		
U-TIMER control regi	ister ch.0 to ch.2	
Address	bit 15 bit 8 bit 7 bit 0	Initial value
UTIMC0 : 0000007Вн UTIMC1 : 0000007Fн UTIMC2 : 00000083н	(Vacancy) UTIMC0 to UTIMC2	0 0 0 0 0 1 в (R/W)
() : Access R/W : Readable and writa – : Unused	able	



5. PWM Timer

The PWM timer can output high accurate PWM waves efficiently.

MB91106 has inner 4-channel PWM timers, and has the following features.


- Each channel consists of a 16-bit down counter, a 16-bit data resister with a buffer for scyde setting, a 16-bit compare resister with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four inner clocks. Inner clock ϕ , $\phi/4$, $\phi/16$, $\phi/64$
- The counter value can be initialized "FFFFH" by the resetting or the counter borrow.
- PWM output (each channel)

(1) Register configuration


Control status register	er H0 to 3	
Address	bit 15 bit 8 bit 7 bit 0	Initial value
PCNH0: 0000E6H	PCNH0 to PCNH3 (PCNL)	0 0 0 0 0 0 0 - в (R/W)
PCNH1: 0000EEH		
PCNH2 : 0000F6н PCNH3 : 0000FЕн		
Control status register	er I O to 3	
_		
Address PCNL0: 0000E7 _H	bit 15 bit 0	Initial value
PCNL1 : 0000EFH	(PCNH) PCNL0 to PCNL3	0 0 0 0 0 0 0 0 в (R/W)
PCNL2: 0000F7 _H		
PCNL3 : 0000FFH		
 PWM cycle setting re 	egister 0 to 3	
Address	bit 15 bit 0	Initial value
PCSR0 : 0000E2н PCSR1 : 0000EАн	PCSR0 to PCSR3	X X X X X X X B (W)
PCSR2: 0000F2H		
PCSR3: 0000FA _H		
 PWM duty setting re- 	gister 0 to 3	
Address	bit 15 bit 0	Initial value
PDUT0: 0000E4H	PDUT0 to PDUT3	X X X X X X X В X X X X X X X В (W)
PDUT1 : 0000ECH PDUT2 : 0000F4H		XXXXXXX
PDUT3: 0000FCH		
PWM timer register () to 3	
Address	bit 15 bit 0	Initial value
PTMR0 : 0000E0H		1 1 1 1 1 1 1 1 _B (R)
PTMR1: 0000E8H	PTMR0 to PTMR3	1 1 1 1 1 1 1 1 в ⁽¹¹⁾
PTMR2: 0000F0H		
PTMR3 : 0000F8 _H		
 General control regis 	ter 1, 2	
Address	bit 15 bit 0	Initial value
GCN1: 0000DCH	GCN1	0 0 1 1 0 0 1 0 в 0 0 0 1 0 0 0 0 в
Address	bit 15 bit 8 bit 7 bit 0	Initial value
GCN1: 0000DFH	(Vacancy) GCN2	0 0 0 0 0 0 0 0 в (R/W)
() : Access R/W : Readable and writ	able	
R : Read only		
W : Write only – : Unused		
X : Indeterminate		

(2) Block diagram

• Block diagram (general construction)



• Block diagram (for one channel)



6. 16-bit Reload Timer

The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload timer, a prescaler for generating internal count clock and control registers.


Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock).

The DMA transfer can be started by the interruption.

The MB91106 consists of 3 channels of the 16-bit reload timer.

(1) Register configuration


Address TMCSR0 : 00002EH TMCSR1 : 000036H TMCSR2 : 000042H	bit 15	TMCSR0 to TMCSR2	bit 0	Initial value 0 0 0 0 B (R/W) 0 0 0 0 0 0 0 0 B
16-bit timer register 0	to 2			
Address TMR0 : 00002A _H TMR1 : 000032 _H TMR2 : 00003E _H	bit 15	TMR0 to TMR2	bit 0	Initial value XXXXXXXXB XXXXXXXB
16-bit reload register	0 to 2			
Address TMRLR0 : 000028 _H TMRLR1 : 000030 _H TMRLR2 : 00003C _H	bit 15	TMRLR0 to TMRLR2	bit 0	Initial value XXXXXXXXB XXXXXXXB
() : Access R/W : Readal R : Read C W : Write C - : Unusec X : Indeter	ole and writable Only Only d			




7. Bit Search Module

The bit search module detects transitions of data (0 to 1/1 to 0) on the data written on the input registers and returns locations of the transitions.

(1) Register configuration





8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.

- Minimum converting time: 5.6 μs/ch. (system clock: 25 MHz)
- · Inner sample and hold circuit
- Resolution: 10 bits
- Analog input can be selected from 4 channels by program.

Single convert mode: 1 channel is selected and converted.

Scan convert mode: Converting continuous channels. Maximum 4 channels are programmable.


Continuous convert mode: Converting the specified channel repeatedly.

Stop convert mode: After converting one channel then stop and wait till next activation synchronising at the beginning of conversion can be performed.

- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge), and 16-bit reroad timer (rising edge).

(1) Register configuration

A/D converter control	status register				
Address	bit 15		bit 0	Initial value	
000003Ан		ADCS		0 0 0 0 0 0 0 0 B 0 0 0 0 0 0 0 0 B	
 A/D converter data re 	gister				
Address	bit 15		bit 0	Initial value	
0000038н		ADCR		0 0 0 0 0 0 X X в X X X X X X X X в	
				XXXXXXX	
() : Access					
R/W : Readab R : Read or					
- : Unused	•				
X : Indeterr	ninate				



9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.

• Hardware Configuration

Interrupt controller is configured by ICR resistor, interrupt priority decision circuit, interrupt level, vector generation and HLDREQ cancel request, and has the following functions.

• Main Functions

NMI request/Interrupt request detection

Priority (judgement) decision (via level and vector)

Transfer of judged interrupt level to CPU


Transfer of judged interrupt vector to CPU

Return instruction from the stop mode via NMI/interrupt

Generation of HOLD request cancel request to the bus timer

(1) Register configuration

Address	bit 7	bit 0	Initial value	Address	bit 7	bit 0 Initial value
0000400н	ICR00		11111 в (R/W)	00000411н	ICR17	11111 в (R/W)
0000401н	ICR01		11111 в (R/W)	00000412н	ICR18	11111 в (R/W)
0000402н	ICR02		11111 в (R/W)	00000413н	ICR19	11111 в (R/W)
0000403н	ICR03		11111 в (R/W)	00000414н	ICR20	11111 в (R/W)
0000404н	ICR04		11111 в (R/W)	00000415н	ICR21	11111 в (R/W)
0000405н	ICR05		11111 в (R/W)	00000416н	ICR22	11111 в (R/W)
0000406н	ICR06		11111 в (R/W)	00000417н	ICR23	11111 в (R/W)
0000407н	ICR07		11111 в (R/W)	00000418н	ICR24	11111 в (R/W)
0000408н	ICR08		11111 в (R/W)	00000419н	ICR25	11111 в (R/W)
00000409н	ICR09		11111 в (R/W)	0000041Ан	ICR26	11111 в (R/W)
000040Ан	ICR10		11111 в (R/W)	0000041Вн	ICR27	11111 в (R/W)
0000040Вн	ICR11		11111 в (R/W)	0000041Сн	ICR28	11111 в (R/W)
0000040Сн	ICR12		11111 в (R/W)	0000041Dн	ICR29	11111 в (R/W)
0000040Дн	ICR13		11111 в (R/W)	0000041Ен	ICR30	11111 в (R/W)
0000040Ен	ICR14		11111 в (R/W)	0000041Fн	ICR31	11111 в (R/W)
0000040Fн	ICR15		11111 в (R/W)	0000042Fн	ICR47	11111 в (R/W)
00000410н	ICR16		11111 в (R/W)			
Hold re	Address	equest le	evel setting register	ı	bit 0 Initial valu	
	00000431н		HRCL		111	1 1 в (R/W)



^{*1:} DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section "11. Delayed Interrupt Module" for detail).

^{*2:} INT0 is a wake-up signal to clock control block in the sleep or stop status.

^{*3:} HLDCAN is a bus release request signal for bus masters other than CPU.

^{*4:} LEVEL5 to LEVEL0 are interrupt level outputs.

^{*5:} VCT5 to VCT0 are interrupt vector outputs.


10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to $\overline{\text{NMI}}$ pin and INT0 to INT3 pins.

Detecting levels can be selected from "H", "L", rising edge and falling edge (not for NMI pin).

(1) Register configuration

External interrupt cause register Address bit 15 bit 8 bit 0 Initial value 00000094H EIRR (ENIR) 0 0 0 0 0 0 0 0 0 0 0 0 B (R/W) External interrupt request level setting register Address bit 15 bit 0 Initial value 00000099H ELVR 0 0 0 0 0 0 0 0 0 0 B (R/W)	Address 00000095н	bit 15	bit 7	ENIR	bit 0	Initial value 0 0 0 0 0 0 0 0 _B (R/W)
00000094н EIRR (ENIR) 0 0 0 0 0 0 0 0 0 в (R/W) External interrupt request level setting register Address bit 15 bit 0 Initial value	External interrupt car	use regist	er			
Address bit 15 bit 0 Initial value		bit 15		(ENIR)		
	 External interrupt red 	quest leve	I setting register			
		bit 15	ELVR		bit 0	



11. Delayed Interrupt Module

Delayed interrupt module is a module which generates a interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/cancelled by the software.

Refer to the section "9. Interrupt Controller" for delayed interrupt module block diagram.

• Register configuration

Delayed interrupt contr	ol register			
Address	bit 7		bit 0	Initial value
00000430н		DICR		0 в (R/W)
() : Access R/W : Redab - : Unuse	ole and writable			


12. Clock Generation (Low-power consumption mechanism)

The clock control block is a module which undertakes the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- · Standby function
- DMA request prohibit
- PLL (multiplier circuit) embedded

(1) Register configuration

(1) Register configur	ation		
Reset cause register.	/watchdog cycle control regi	ster	
Address	bit 15 bit 10 bit 9 bit 8	bit 0	Initial value
00000480н	RSRR WTCR	(STCR)	1 X X X X - 0 0 _B (R/W)
Standby control regis	ster		
Address	bit 15 bit 7	bit 0	Initial value
00000481н	(RSRR/WTCR)	(STCR)	0 0 0 1 1 1 в (R/W)
DMA controller reque	est squelch register		
Address	bit 15 bit 8	bit 0	Initial value
00000482н	PDRR	(CTBR)	0 0 0 0 в (R/W)
Timebase timer clear	r register		
Address	bit 15 bit 7	bit 0	Initial value
00000483н	(PDRR)	CTBR	X X X X X X X B (W)
Gear control register			
Address	bit 15 bit 8	bit 0	Initial value
00000484н	GCR	(WPR)	1 1 0 0 1 1 - 1 в (R/W)
Watchdog reset occu	urrence postpone register		
Address	bit 15 bit 7	bit 0	Initial value
00000485н	(GCR)	WPR	$X \times X \times X \times X \times B$ (W)
PLL control register			
Address	bit 15 bit 8	bit 0	Initial value
00000488н	PCTR	(Vacancy)	000в (R/W)
() : Access R/W : Readable and R : Read Only W : Write Only - : Unused X : Indeterminate			



13. External Bus Interface

The external bus interface controls the interface between the device and the external memory and also the external I/O, and has the following features.

- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.

Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.

Total 32 Mbytes \times 6 area setting is available by the address pin and the chip select pin.

- 8/16-bit bus width setting are available for every chip select area.
- Programmable automatic memory wait (max. for 7 cycles) can be inserted.
- DRAM interface support

Three kinds of DRAM interface: Double CAS DRAM (normally DRAM I/F)

Single CAS DRAM

Hyper DRAM

2 banks independent control (RAS, CAS, etc. control signals)

DRAM select is available from 2CAS/1WE and 1CAS/2WE.

Hi-speed page mode supported


CBR/self refresh supported

Programmable wave form

- Unused address/data pin can be used for I/O port.
- Little endian mode supported
- Clock doublure: Internal bus 50 MHz, external bus 25 MHz (at source oscillation 12.5 MHz)

(1) Register configuration

 Area select register 1 	to 5		
Address	bit 15	bit 0	Initial value
0000060Сн	ASR1	0 0 0 0 0 0 0 0 в 0 0 0 0 0 0 1 в	
		0 0 0 0 0 0 0 В	
00000610н	ASR2		0 0 0 0 0 0 0 2 в
00000614н	ASR3		0 0 0 0 0 0 0 0 в 0 0 0 0 0 0 0 3 в
			0 0 0 0 0 0 0 8
00000618н	ASR4		0 0 0 0 0 0 0 4 B
0000061Сн	ASR5		0 0 0 0 0 0 0 0 в 0 0 0 0 0 0 0 5 в
 Area mask register 1 	to 5		
Address	bit 15	bit 0	Initial value 0 0 0 0 0 0 0 0 _B (W)
AMR1 : 0000060Ен AMR2 : 00000612н	AMR1 to AMR5		0 0 0 0 0 0 0 B (W)
AMR3 : 00000616н AMR4 : 0000061Ан AMR5 : 0000061Ен			
 Area mode register 0 	, 1, 32, 4, 5		Initial value
Address AMD0 : 00000620 _H	bit 15 bit 8 bit 7	bit 0	0 0 1 1 1 B (DAA)
AMD1 : 00000621H	AMD0	AMD1	0 0 0 0 0 0 в ^(R/VV)
AMD32: 00000622H	AMD32	AMD4	0000000 в (R/W)
AMD4 : 00000623н	71111502		0 0 0 0 0 0 _B (R/W)
AMD5 : 00000624н	AMD5	(DSCR)	0 0 0 0 0 0 _в (R/W)
 DRAM signle control 	register		
Address	bit 15 bit 8 bit 7	bit 0	Initial value
00000625н	[(AMD5)	DSCR	0 0 0 0 0 0 0 в (W)
 Refresh control regis 	ter		
Address	bit 15	bit 0	Initial value
00000626н	RFCR		X X X X X B (R/W)
 External pin control r 	egister 0, 1	_	
Address	bit 15	bit 0	Initial value
EPCR0: 00000628H	EPCR0		1 1 0 0 в (W) - 1 1 1 1 1 1 в
			1 _B (W)
EPCR1:0000062AH	EPCR1		1 1 1 1 1 1 1 в ^(VV)
 DRAM control registe 	er 4, 5		
Address	bit 15	bit 0	Initial value
DMCR4 : 0000062Cн DMCR5 : 0000062Eн	DMCR4, DMCR5		0 0 0 0 0 0 0 0 в 0 0 0 0 0 0 0 - в
Litter endian register			
Address	bit 15 bit 8 bit 7	bit 0	Initial value
000007FЕн	LER (MODR)	0 0 0 в (W)
Mode register			
Address	bit 15 bit 8 bit 7	hit O	
000007FFH	r 	bit 0 MODR	Initial value XXXXXXX B (W)
		WODI.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
() : Access R/W : Redable and wr W : Write only - : Unused X : Indeterminate	itable		



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks	
Parameter	Symbol	Min.	Max.	Onn	Remarks	
Power supply voltage	Vcc	Vss-0.3	Vss + 4.0	V	*1	
Analog supply voltage	AVcc	Vss-0.3	Vss + 4.0	V	*2	
Analog reference voltage	AVRH	Vss-0.3	Vss + 4.0	V	*2	
Analog pin input voltage	VIA	Vss-0.3	AVcc + 0.3	V		
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V		
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V		
"L" level maximum output current	loL	_	10	mA	*3	
"L" level average output current	lolav	_	8	mA	*4	
"L" level maximum total output current	ΣΙοι	_	100	mA		
"L" level average total output current	Σ lolav	_	50	mA	*5	
"H" level maximum output current	Іон	_	-10	mA	*3	
"H" level average output current	Іонач	_	-4	mA	*4	
"H" level maximum total output current	ΣІон	_	-50	mA		
"H" level average total output current	ΣΙομαν	_	-20	mA	*5	
Power consumption	PD	_	500	mW		
Operating temperature	TA	0	+70	°C		
Storage temperature	Tstg	- 55	+150	°C		

^{*1:} Vcc must not be less than Vss - 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} Make sure that the voltage does not exceed Vcc + 0.3 V, such as when turning on the device.

^{*3:} Maximum output current is a peak current value measured at a corresponding pin.

^{*4:} Average output current is an average current for a 100 ms period at a corresponding pin.


^{*5:} Average total output current is an average current for a 100 ms period for all corresponding pins.

2. Recommended Operating Conditions


(Vss = AVss = 0.0 V)

Parameter	Symbol	Symbol		Unit	Remarks	
Parameter	Symbol	Min.	Max.	Onit	Remarks	
	Vcc	3.0	3.6	V	Normal operation	
Power supply voltage	Vcc	3.0	3.6	V	Retaining the RAM state in stop mode	
Analog supply voltage	AVcc	Vss - 0.3	Vss + 3.6	V		
Analog reference voltage	AVRH	AVss	AVcc	V		
Operating temperature	TA	0	+70	°C		

· Normal operation warranty rage



External/Internal clock setting rage



Notes: • When using PLL, the external clock must be used need 12.5 MHz.

- PLL oscillation stabilizing period > 100 μs
- The setting of internal clock must be within above ranges.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0.0 V, TA = 0° C to + 70° C)

Bananatan	0	D'	Value				11	Damania	
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks	
	VIH	Input pin except for hysteresis input	_	0.7 × Vcc	_	Vcc + 0.3	٧		
"H" level input voltage	ViHs	NMI, RST, P40 to P47, P50 to P57, P60 to P67, P70, P81, P83 to P85, PA0 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	_	0.8×Vcc	_	Vcc + 0.3	V	Hysteresis input	
	VIL	Input other than following symbols	_	Vss - 0.3	_	0.25 × Vcc	V		
"L" level input voltage	Vils	NMI, RST, P40 to P47, P50 to P57, P60 to P67, P70, P81, P83 to P85, PA0 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	_	Vss - 0.3	_	0.2 × Vcc	V	Hysteresis input	
"H" level output voltage	Vон	P2 to PF	$V_{CC} = 3.0 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	V		
"L" level output voltage	Vol	P8 to PF	Vcc = 3.0 V loL = 8.0 mA	_	_	0.4	V		
Input leakage current (Hi-Z output leakage current)	lu	P2 to PF	Vcc = 3.6 V 0.45 V < Vı < Vcc	- 5	_	+5	μΑ		
Pull-up resistance	RPULL	RST	Vcc = 3.6 V Vı = 0.45 V	25	50	100	kΩ		
	Icc	Vcc	Fc = 12.5 MHz Vcc = 3.3 V	_	70	150	mA	(4 multiplication) Operation at 50 MHz	
Power supply current	Iccs	Vcc	Fc = 12.5 MHz Vcc = 3.3 V	_	37	70	mA	Sleep mode	
	Іссн	Vcc	T _A = +25°C Vcc = 3.3 V	_	1.4	150	μΑ	Stop mode	
Input capacitance	CIN	Except for Vcc, AVcc, AVss, Vss		_	10	_	pF		


4. AC Characteristics

(1) Measurement Conditions

(Vcc = 3.0 V to 3.6 V)

Parameter	Symbol	Value			Unit	Remarks
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	ViH	_	1/2* × Vcc	_	V	
"L" level input voltage	VIL	_	1/2* × Vcc	_	V	
"H" level output voltage	Vон	_	1/2* × Vcc	_	V	
"L" level output voltage	Vol	_	1/2* × Vcc	_	V	

*: Input rise/fall time is 10 ns. and less.




(2) Clock Timing Rating


 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$


Daramatar	Symbol	Pin	Condition	Va	lue	Unit	Domonico
Parameter	Symbol	name	Condition	Min.	Max.	Unit	Remarks
Clock frequency	Fc	X0, X1	Self-oscillation at 12.5 MHz Internal operation at 50 MHz (Via PLL,quadruplex)	12.5	12.5	MHz	
, ,	Fc	X0, X1	Self-oscillation (divide-by-2 input)	10	25	MHz	
	Fc	X0, X1	External clock (divide-by-2 input)	10	25	MHz	
Clock cycle time	tc	X0, X1	Self-oscillation at 12.5 MHz Internal operation at 50 MHz (Via PLL,quadruplex)	_	80	ns	
	t c	X0, X1	_	40	100	ns	
Frequency shift ratio (when locked)	Δf	_	Self-oscillation at 12.5 MHz Internal operation at 50 MHz (Via PLL,quadruplex)	_	5	%	*1
Input clock pulse width	P _{WH} , P _{WL}	X0, X1	12.5 MHz to 25.0 MHz	20	_	ns	Input clock pulse to X0 and X1
	Рwн	X0	12.5 MHz and less	25	_	ns	Input clock pulse to X0 only
Input clock rising/falling time	tcr, tcr	X0, X1	_	_	8	ns	(tcr + tcr)
Internal operating clock	f CP	_	CPU system	0.625*2	50	MHz	
frequency	f CPP		Peripheral system	0.625*2	25	MHz	
Internal operating clock	t CP	_	CPU system	20	1600*2	ns	
cycle time	t CPP	_	Peripheral system	40	1600*2	ns	

^{*1:} Frequency shift ratio stands for deviation ratio of the operating clock from the center frequency in the clock multiplication system.



^{*2:} These values are for a minimum clock of 10 MHz input to X0, a divide-by-2 system of the source oscillation and a 1/8 gear.





(3) Clock Output Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Davamatar Symbol		Pin name	Condition	Va	Unit	Remarks	
Parameter	Symbol	riii iiaiiie	Condition	Min.	Max.	Offic	Remarks
	tcyc	CLK	_	t cp*1	_	ns	*2
Cycle time	tcyc	CLK	Using the doublure	2 × tcp*1	_	ns	
$CLK \uparrow \to CLK \downarrow$	t chcL	CLK		$1/2 \times t$ cyc -5	$1/2 \times \text{tcyc} + 5$	ns	*3
$CLK \downarrow \rightarrow CLK \uparrow$	t clch	CLK	_	$1/2 \times t$ cyc -5	1/2 × tcyc + 5	ns	*4

- *1: For information on tcp (internal operating clock cycle time), see "(2) Clock Timing Rating."
- *2: tcyc is a frequency for 1 clock cycle including a gear cycle. Use the doublure when CPU frequency is above 25 MHz.
- *3: Rating at a gear cycle of \times 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

Min. : $(1 - n/2) \times \text{tcyc} - 10$ Max. : $(1 - n/2) \times \text{tcyc} + 10$


Select a gear cycle of \times 1 when using the doublure.

*4: Rating at a gear cycle of \times 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.


Min. : $n/2 \times t cyc - 10$ Max. : $n/2 \times t cyc + 10$


Select a gear cycle of \times 1 when using the doublure.



The relation between source oscillation input and CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:

However, in this chart source oscillation input means X0 input clock.





• Discreet type

Oscillation frequency [MHz]	Model	Load capacitance C ₁ = C ₂ [pF]	Power supply voltage Vcc [V]
	CSA□□□MG	30	2.9 to 5.5
5.00 to 6.30	CST□□□MGW	(30)	2.9 (0 5.5
3.00 to 0.30	CSA□□□MG093	30	2.7 to 5.5
	CST□□□MGW093	(30)	2.7 10 5.5
6.31 to 10.0	CSA□□□MTZ	30	2.9 to 5.5
	CST□□□MTW	(30)	2.9 (0 5.5
	CSA□□□MTZ093	30	2.7 to 5.5
	CST□□□MTW093	(30)	2.7 10 5.5
	CSA□□□MTZ	30	3.0 to 5.5
10.1 to 12.0	CST	(30)	3.0 (0 5.5
10.1 to 13.0	CSA□□□MTZ093	30	2.0 to F.F.
	CST□□□MTW093	(30)	2.9 to 5.5
12.01 to 15.00	CSA□□□□MXZ040	15	2.2 to 5.5
13.01 to 15.00	CST MXW0C3	(15)	3.2 to 5.5


(): C_1 and C_2 internally connected 3 contacts type.

(4) Reset Input Ratings

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin nam		Pin name Condition		lue	Unit	Remarks
Parameter	Syllibol	r III IIaiiie	Condition	Min.	Max.	Oilit	Nemal K5
Reset input time	t RSTL	RST	_	$t_{\text{CP}}^* \times 5$	_	ns	

^{*:} For information on tcp (internal operating clock cycle time), see "(2) Clock Timing Rating."




(5) Power on Supply Specifications (Power-on Reset)

 $(AVcc = Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Bin nam	Pin name	e Condition	Va	lue	Unit	Remarks
i arameter 5y	Symbol Pin name		Condition	Min.	Max.	Unit	Remarks
Power supply rising time	t R	Vcc	Vcc = 3.3 V		18	ms	Vcc < 0.2 V before the power supply rising
Power supply shut off time	toff	Vcc		1	_	ms	Repeated operations
Oscillation stabilizing time	tosc	_	_	$2 \times tc^* \times 2^{20} + 100 \ \mu s$	_	ns	


*: For information on tc (clock cycle time), see "(2) Clock Timing Rating."



Note: Sudden change in supply voltage during operation may initiate a power-on sequence.

To change supply voltage during operation, it is recommended to smoothly raise the voltage to avoid rapid fluctuations in the supply voltage.





trstl: Reset input time

Notes: • Set \overline{RST} pin to "L" level when turning on the device, at least the described above duration after the supply voltage reaches Vcc is necessary before turning the \overline{RST} to "H" level.

• Some internal resistors which are initialized only via power on reset are embedded in the device. To initialize these resistors, run power on reset by returning on the power supply.

(6) Normal Bus Access Read/write Operation

 $(AVcc = Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Doromotor	Symbol	Din nomo	Condition	Va	lue	Unit	Domorko
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
CS0 to CS5 delay time	tchcsL	CLK, CS0 to CS5		_	15	ns	
CSO to CSS delay time	t chcsh	CLK, CS0 to CS5		_	15	ns	
Address delay time	t CHAV	CLK, A24 to A00		_	15	ns	
Data delay time	tchdv	CLK, D31 to D16		_	15	ns	
DD dolov time	tclrl	CLK, RD		_	6	ns	
RD delay time	tclrh	CLK, RD		_	6	ns	
WR0, WR1 delay time	tclwl	CLK, WR0, WR1	_	_	6	ns	
WKO, WKT delay time	tclwh	CLK, WR0, WR1		_	6	ns	
Valid address → valid data input time	tandy	A24 to A00, D31 to D16		_	3/2×tcyc*1 - 25	ns	*2 *3
$\overline{RD} \downarrow \to valid \; data \; input \; time$	t RLDV	RD, D31 to D16		_	tcyc*1 - 10	ns	*2
Data set up \rightarrow \overline{RD} \uparrow time	tosrh	RD, D31 to D16		10	_	ns	
RD ↑→ data hold time	t RHDX	RD, D31 to D16		10	_	ns	


^{*1:} For information on toyo (a cycle time of peripheral system clock), see "(3) Clock Output Timing."

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

Equation: $(2 - n/2) \times t$ cyc - 25

^{*2:} When bus timing is delayed by automatic wait insertion or RDY input, add (text × extended cycle number for delay) to this rating.


^{*3:} Rating at a gear cycle of \times 1.



(7) Ready Input Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{TA} = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Parameter	ter Symbol	riii iiaiiie	Condition	Min.	Max.	Ullit	Remarks
RDY set up time \rightarrow CLK \downarrow	trdys	RDY, CLK		15	_	ns	
$CLK \downarrow \to RDY$ hold time	t RDYH	CLK, RDY		0	_	ns	




(8) Hold Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Din nama	Condition	Va	lue	Unit	Remarks
	Symbol	riii iiaiiie		Min.	Max.	Oilit	Remarks
RCPNT dolay time	t CHBGL	CLK, BGRNT		_	6	ns	
BGRNT delay time	tснвдн	CLK, BGRNT	_	_	6	ns	
$\begin{array}{c} \text{Pin floating} \rightarrow \overline{\text{BGRNT}} \downarrow \\ \text{time} \end{array}$	txhal	BGRNT		tcyc* - 10	tcyc* + 10	ns	
BGRNT ↑→ pin valid time	t hahv	BGRNT		tcyc* - 10	tcyc* + 10	ns	

^{*:} For information on text (a cycle time of peripheral system clock), see "(3) Clock Output Timing."

Note: There is a delay time of more than 1 cycle from BRQ input to BGRNT change.



(9) Normal DRAM Mode Read/Write Cycle

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Donomoton	Symbol	Din nama	Condition	Va	lue	l lmi4	Domorko
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
RAS delay time	t CLRAH	CLK, RAS		_	6	ns	
KAS delay liftle	t CHRAL	CLK, RAS		_	6	ns	
CAS delay time	tclcasl	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	
CAS delay lime	t CLCASH	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	
ROW address delay time	tchrav	CLK, A24 to A00		_	15	ns	
COLUMN address delay time	tchcav	CLK, A24 to A00		_	15	ns	
DW dolov time	tchdwl	CLK, DW*2		_	15	ns	
DW delay time	tchdwh	CLK, DW*2		_	15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
RAS $\downarrow \rightarrow$ valid data input time	t RLDV	RAS, D31 to D16		_	5/2×tcyc*1 - 16	ns	*3 *4
CAS ↓→ valid data input time	tCLDV	CS0H, CS1H, CS0L, CS1L, D31 to D16		_	tcyc*1 - 17	ns	*3
CAS ↑→ data hold time	t CADH	CS0H, CS1H, CS0L, CS1L, D31 to D16		10	_	ns	

^{*1:} For information on teye (a cycle time of peripheral system clock), see "(3) Clock Output Timing."


When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

Equation: $(3 - n/2) \times tcyc - 16$

^{*2:} \overline{DW} expresses that $\overline{DW0}$, $\overline{DW1}$ and CS0H, CS1H are used for \overline{WE} .

^{*3:} When Q1 cycle or Q4 cycle is extended for 1 cycle, add toyc time to this rating.

^{*4:} Rating at a gear cycle of \times 1.



(10) Normal DRAM Mode Fast Page Read/Write Cycle


 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	alue	Unit	Remarks
Parameter	Syllibol	Fill Haille	Condition	Min.	Max.	Offic	Remarks
RAS delay time	tclrah	CLK, RAS		_	6	ns	
CAS delay time	tclcasl	CLK, CS0H, CS1H, CS0L, CS1L			9	ns	
OAS delay liftle	tclcash	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	
COLUMN address delay time	tchcav	CLK, A24 to A00		_	15	ns	
DW delay time	tchdwh	CLK, DW*2	_	_	15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
CAS ↓→ valid data input time	tcldv	CS0H, CS1H, CS0L, CS1L, D31 to D16		_	tcyc*1 - 17	ns	*3
CAS ↑→ data hold time	t CADH	CS0H, CS1H, CS0L, CS1L, D31 to D16		10	_	ns	

^{*1:} For information on teye (a cycle time of peripheral system clock), see "(3) Clock Output Timing."

^{*2:} \overline{DW} expresses that $\overline{DW0}$, $\overline{DW1}$ and CS0H, CS1H are used for \overline{WE} .

^{*3:} When Q4 cycle is extended for 1 cycle, add toyc time to this rating.




(11) Single DRAM Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Donomotor	Cumbal	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
RAS delay time	tclrah2	CLK, RAS		_	6	ns	
NAS delay time	tCHRAL2	CLK, RAS			6	ns	
CAS delay time	tchcasl2	CLK, CS0H, CS1H, CS0L, CS1L		_	n/2 × tcyc*1	ns	
CAS delay liftle	tchcash2	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	
ROW address delay time	tchrav2	CLK, A24 to A00			15	ns	
COLUMN address delay time	tchcav2	CLK, A24 to A00	_		15	ns	
DW dolov timo	tchdwl2	CLK, DW*2		_	15	ns	
DW delay time	tchdwh2	CLK, DW*2		_	15	ns	
Output data delay time	tchDV2	CLK, D31 to D16		_	15	ns	
CAS ↓→ Valid data input time	tcldv2	CS0H, CS1H, CS0L, CS1L, D31 to D16		_	(1 - n/2) × tcyc*1 - 17	ns	
CAS ↑→ data hold time	tCADH2	CS0H, CS1H, CS0L, CS1L, D31 to D16		10	_	ns	

^{*1:} For information on teye (a cycle time of peripheral system clock), see "(3) Clock Output Timing."

^{*2:} \overline{DW} expresses that $\overline{DW0}$, $\overline{DW1}$ and CS0H, CS1H are used for \overline{WE} .




(12) Hyper DRAM Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Doromotor	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	Pili fiame	Condition	Min.	Max.	Onn	Remarks
RAS delay time	tclrah3	CLK, RAS		_	6	ns	
NAS delay time	tchral3	CLK, RAS		_	6	ns	
CAS delay time	tchcasl3	CLK, CS0H, CS1H, CS0L, CS1L		_	n/2 × tcyc*1	ns	
CAS delay liftle	tchcash3	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	
ROW address delay time	tchrav3	CLK, A24 to A00		_	15	ns	
COLUMN address delay time	tснсаvз	CLK, A24 to A00		_	15	ns	
	tchrl3	CLK, RD	_	_	15	ns	
RD delay time	t снкнз	CLK, RD		_	15	ns	
	tclrl3	CLK, RD		_	15	ns	
DW dolov time	tchdwl3	CLK, DW*2		_	15	ns	
DW delay time	tсноwнз	CLK, DW*2		_	15	ns	
Output data delay time	t CHDV3	CLK, D31 to D16		_	15	ns	
CAS ↓→ valid data input time	tcldv3	CS0H, CS1H, CS0L, CS1L, D31 to D16		_	tcyc - 17	ns	
$CAS \downarrow \to data \; hold \; time$	tcadh3	CS0H, CS1H, CS0L, CS1L, D31 to D16		10	_	ns	

^{*1:} For information on teye (a cycle time of peripheral system clock), see "(3) Clock Output Timing."


^{*2:} \overline{DW} expresses that $\overline{DW0}$, $\overline{DW1}$ and CS0H, CS1H are used for \overline{WE} .



(13) CBR Refresh

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{TA} = 0^{\circ}\text{C to } +70^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter 3	Syllibol	Fin name	Condition	Min.	Max.	Ullit	Remarks
RAS delay time	t CLRAH	CLK, RAS		_	6	ns	
KAS delay time	tchral	CLK, RAS			6	ns	
CAS dalay time	tclcasl	CLK, CS0H, CS1H, CS0L, CS1L	_	_	6	ns	
CAS delay time	tclcash	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	



(14) Self Refresh

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Val	lue	Unit	Remarks
i arameter	Syllibol	Finitianie	Condition	Min.	Max.	Ullit	Remarks
RAS delay time	t CLRAH	CLK, RAS		_	6	ns	
KAS delay time	tchral	CLK, RAS			6	ns	
tclcasl	tclcasl	CLK, CS0H, CS1H, CS0L, CS1L	_	_	6	ns	
CAS delay time	tclcash	CLK, CS0H, CS1H, CS0L, CS1L		_	6	ns	




(15) UART Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Din namo	Condition	Va	lue	Unit	Remarks
Parameter	Cymbol	1 III IIailie	Condition	Min.	Max.	Offic	Remarks
Serial clock cycle time	tscyc	_		$8 \times t_{\text{CYCP}}^*$	_	ns	
$SCLK \downarrow \to SOUT$ delay time	tslov	_	Internal	-80	80	ns	
Valid SIN \rightarrow SCLK ↑	tivsh	_	shift clock	100	_	ns	
SCLK ↑→ valid SIN hold time	t shix	_	mode	60	_	ns	
Serial clock "H" pulse width	tshsl	_		$4 \times t_{\text{CYCP}}^*$	_	ns	
Serial clock "L" pulse width	t slsh	_		$4 \times t_{\text{CYCP}}^*$	_	ns	
SCLK $\downarrow \rightarrow$ SOUT delay time	tslov	_	External shift clock	_	150	ns	
Valid SIN \rightarrow SCLK ↑	tivsh	_	mode	60	_	ns	
$\begin{array}{c} SCLK \uparrow \to valid \; SIN \; hold \\ time \end{array}$	t shix	_		60		ns	

^{*:} For information on toyce (a cycle time of peripheral system clock), see "(2) Clock Timing Rating."

Notes: This rating is for AC characteristics in CLK synchronous mode.




(16) Trigger System Input Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	arameter Symbol Pin ı		Condition	Yalue Value			Remarks
Farameter	Syllibol	Pin name	Condition	Min.	Max.	Unit	Remarks
A/D start trigger input time	t ATGX	ATG	_	$5 \times t$ CYCP*	_	ns	

^{*:} For information on teyer (a cycle time of peripheral system clock), see "(2) Clock Timing Rating."




(17) DMA Controller Timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Banamatan	Coursels al	Din nome	Condition	Va	lue	11	Damarka
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
DREQ input pulse width	torwh	DREQ0 to DREQ2		2 × tcyc*	_	ns	
DACK delay time (Normal bus)	tcldl	CLK, DACK0 to DACK2		_	6	ns	
(Normal DRAM)	tcldh	CLK, DACK0 to DACK2		_	6	ns	
EOP delay time (Normal bus)	tclel	CLK, EOP0 to EOP2		_	6	ns	
(Normal DRAM)	tcleh	CLK, EOP0 to EOP2	_	_	6	ns	
DACK delay time (Single DRAM)	t CHDL	CLK, DACK0 to DACK2		_	n/2 × tcyc*	ns	
(Hyper DRAM)	tснрн	CLK, DACK0 to DACK2		_	6	ns	
EOP delay time (Single DRAM)	t CHEL	CLK, EOP0 to EOP2		_	n/2 × tcyc*	ns	
(Hyper DRAM)	tснен	CLK, EOP0 to EOP2		_	6	ns	

*: For information on text (a cycle time of peripheral system clock), see "(3) Clock Output Timing."



5. A/D Converter Block Electrical Characteristics

 $(Vcc = AVcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = AVss = 0.0 \text{ V}, AVRH = 3.0 \text{ V to } 3.6 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Paramatan.	Cumbal	Din nome		Value		11:4:4
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit
Resolution	_	_	_	10	10	bit
Total error	_	_	_	_	±3.0	LSB
Linearity error	_	_	_	_	±2.5	LSB
Differentiation linearity error	_	_	_	_	±1.9	LSB
Zero transition voltage	Vот	AN0 to AN3	-1.5LSB	+0.5LSB	+2.5LSB	mV
Full-scale transition voltage	VFST	AN0 to AN3	AVRH – 4.5LSB	AVRH – 1.5LSB	AVRH + 0.5LSB	mV
Conversion time	_	_	5.6 *1	_	_	μs
Analog port input current	Iain	AN0 to AN3	_	0.1	10	μΑ
Analog input voltage	Vain	AN0 to AN3	AVss	_	AVRH	V
Reference voltage	_	AVRH	AVss	_	AVcc	V
Davier events events	lΑ	AVcc	_	4	_	mA
Power supply current	Іан	AVcc	_	_	5 *2	μΑ
Defenses could be a complete constant	IR	AVRH	_	110	_	μΑ
Reference voltage supply current	I _{RH}	AVRH	_	_	5 *2	μΑ
Conversion variance between channels	_	AN0 to AN3	_	_	4	LSB


^{*1:} Vcc = AVcc = 3.0 V to 3.6 V, machine clock 25 MHz

^{*2:} Current value for A/D converters not in operation, CPU stop mode (Vcc = AVcc = AVRH = 3.6 V)

6. A/D Converter Glossary


- Resolution
 - The smallest change in analog voltage detected by A/D converter.
- Linearity error
 - A deviation of actual conversion characteristic from a line connecting the zero-traction point (between "00 0000 0000" \leftrightarrow "00 0000 0001") to the full-scale transition point (between "11 1111 1110" \leftrightarrow "11 1111 1111").
- · Differential linearity error
 - A deviation of a step voltage for changing the LSB of output code from ideal input voltage.
- Total error

A difference between actual value and theoretical value. The overall error includes zero-transition error, full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Output impedance of external circuit of analog input under following conditions;

Output impedance of external circuit < 7 k Ω .

If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling (sampling time is 5.6 µs for a machine clock of 25 MHz).




• Error


As the absolute value of AVRH decreases, relative error increases.

■ EXAMPLE CHARACTERISTICS


(1) "H" Level Output Voltage




(2) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)



(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



(5) Power Supply Current (fcp = Internal clock frequency)



■ INSTRUCTIONS (165 INSTRUCTIONS)

1. How to Read Instruction Set Summary

Mnemonic	Туре	OP	CYC	NZVC	Operation	Remarks
ADD Rj, Ri * ADD #s5, Ri	A	A6 A4	1	CCCC	Ri + Rj \rightarrow Ri Ri + s5 \rightarrow Ri	
ADD #S5, KI	,	A4 ,	,	,	$RI + SO \rightarrow RI$	
,	,	,	,	,	,	
\downarrow \downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	
(1) (2)	(3)	(4)	(5)	(6)	(7)	

(1) Names of instructions

Instructions marked with * are not included in CPU specifications. These are extended instruction codes added/extended at assembly language levels.

- (2) Addressing modes specified as operands are listed in symbols. Refer to "2. Addressing mode symbols" for further information.
- (3) Instruction types
- (4) Hexa-decimal expressions of instructions
- (5) The number of machine cycles needed for execution
 - a: Memory access cycle and it has possibility of delay by Ready function.
 - b: Memory access cycle and it has possibility of delay by Ready function.
 If an object register in a LD operation is referenced by an immediately following instruction, the interlock function is activated and number of cycles needed for execution increases.
 - c: If an immediately following instruction operates to an object of R15, SSP or USP in read/write mode or if the instruction belongs to instruction format A group, the interlock function is activated and number of cycles needed for execution increases by 1 to make the total number of 2 cycles needed.
 - d: If an immediately following instruction refers to MDH/MDL, the interlock function is activated and number of cycles needed for execution increases by 1 to make the total number of 2 cycles needed.

For a, b, c and d, minimum execution cycle is 1.

- (6) Change in flag sign
 - Flag change
 - C: Change
 - : No change
 - 0 : Clear
 - 1 : Set
 - Flag meanings
 - N: Negative flag
 - Z: Zero flag
 - V: Over flag
 - C : Carry flag
- (7) Operation carried out by instruction

2. Addressing Mode Symbols

Ri : Register direct (R0 to R15, AC, FP, SP)
Rj : Register direct (R0 to R15, AC, FP, SP)

R13 : Register direct (R13, AC)

Ps : Register direct (Program status register)

Rs : Register direct (TBR, RP, SSP, USP, MDH, MDL)

CRi : Register direct (CR0 to CR15)
CRj : Register direct (CR0 to CR15)

#i8 : Unsigned 8-bit immediate (-128 to 255)

Note: -128 to -1 are interpreted as 128 to 255

#i20 : Unsigned 20-bit immediate (–0X80000 to 0XFFFFF)

Note: -0X7FFFF to -1 are interpreted as 0X7FFFF to 0XFFFFF

#i32 : Unsigned 32-bit immediate (-0X80000000 to 0XFFFFFFF)

Note: -0X80000000 to -1 are interpreted as 0X80000000 to 0XFFFFFFF

#s5 : Signed 5-bit immediate (-16 to 15)

#s10 : Signed 10-bit immediate (-512 to 508, multiple of 4 only)

#u4 : Unsigned 4-bit immediate (0 to 15)
#u5 : Unsigned 5-bit immediate (0 to 31)
#u8 : Unsigned 8-bit immediate (0 to 255)

#u10 : Unsigned 10-bit immediate (0 to 1020, multiple of 4 only)

@dir8 : Unsigned 8-bit direct address (0 to 0XFF)

@dir9
 : Unsigned 9-bit direct address (0 to 0X1FE, multiple of 2 only)
 @dir10
 : Unsigned 10-bit direct address (0 to 0X3FC, multiple of 4 only)
 | Signed 9-bit branch address (-0X100 to 0XFC, multiple of 2 only)
 | Signed 12-bit branch address (-0X800 to 0X7FC, multiple of 2 only)

label20 : Signed 20-bit branch address (-0X80000 to 0X7FFFF)

label32 : Signed 32-bit branch address (-0X80000000 to 0X7FFFFFF)

@Ri : Register indirect (R0 to R15, AC, FP, SP)@Rj : Register indirect (R0 to R15, AC, FP, SP)

@(R13, Rj) : Register relative indirect (Rj: R0 to R15, AC, FP, SP)

@(R14, disp10): Register relative indirect (disp10: -0X200 to 0X1FC, multiple of 4 only) @(R14, disp9): Register relative indirect (disp9: -0X100 to 0XFE, multiple of 2 only)


@(R14, disp8) : Register relative indirect (disp8: -0X80 to 0X7F) @(R15, udisp6) : Register relative (udisp6: 0 to 60, multiple of 4 only)

@Ri+ : Register indirect with post-increment (R0 to R15, AC, FP, SP)

@R13+ : Register indirect with post-increment (R13, AC)

@SP+ : Stack pop
@-SP : Stack push
(reglist) : Register list

3. Instruction Types



4. Detailed Description of Instructions

• Add/subtract operation instructions (10 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
ADD * ADD	Rj, Ri #s5, Ri	A C'	A6 A4	1 1	CCCC	$Ri + Rj \rightarrow Ri$ $Ri + s5 \rightarrow Ri$	MSB is interpreted as a sign in assembly language
ADD ADD2	#i4, Ri #i4, Ri	C	A4 A5	1 1		Ri + extu (i4) \rightarrow Ri Ri + extu (i4) \rightarrow Ri	Zero-extension Sign-extension
ADDC	Rj, Ri	Α	A7	1	CCCC	$Ri + Rj + c \rightarrow Ri$	Add operation with sign
ADDN * ADDN	Rj, Ri #s5, Ri	A C'	A2 A0	1 1		$Ri + Rj \rightarrow Ri$ $Ri + s5 \rightarrow Ri$	MSB is interpreted as a sign in assembly language
ADDN ADDN2	#i4, Ri #i4, Ri	C	A0 A1	1 1		$Ri + extu (i4) \rightarrow Ri$ $Ri + extu (i4) \rightarrow Ri$	Zero-extension Sign-extension
SUB	Rj, Ri	Α	AC	1	cccc	$Ri - Rj \rightarrow Ri$	
SUBC	Rj, Ri	А	AD	1	CCCC	$Ri - Rj - c \rightarrow Ri$	Subtract operation with carry
SUBN	Rj, Ri	Α	AE	1		$Ri - Rj \rightarrow Ri$	

• Compare operation instructions (3 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
CMP	Rj, Ri	Α	AA	1	CCCC	Ri – Rj	
* CMP	#s5, Ri	C'	A8	1	cccc	Ri – s5	MSB is interpreted as a sign in assembly language
CMP CMP2	#i4, Ri #i4, Ri	C	A8 A9	1 1		Ri + extu (i4) Ri + extu (i4)	Zero-extension Sign-extension

• Logical operation instructions (12 instructions)

_	•		-		-		
	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
AND AND	Rj, Ri Rj, @Ri	A A	82 84	1 1 + 2a		Ri & = Rj (Ri) & = Rj	Word Word
ANDH ANDB	Rj́, @Ri Rj, @Ri	A A	85 86			(Ri) & = Rj (Ri) & = Rj	Half word Byte
OR OR ORH ORB	Rj, Ri Rj, @Ri Rj, @Ri Rj, @Ri	A A A	92 94 95 96	1 + 2a	C C C C C C	(Ri) = Rj (Ri) = Rj	Word Word Half word Byte
EOR EOR EORH EORB	Rj, Ri Rj, @Ri Rj, @Ri Rj, @Ri	A A A	9A 9C 9D 9E	1 + 2a	C C	Ri ^ = Rj (Ri) ^ = Rj (Ri) ^ = Rj (Ri) ^ = Rj	Word Word Half word Byte

• Bit manipulation arithmetic instructions (8 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
BANDL BANDH * BAND	#u4, @Ri(u4: 0 to 0Fн) #u4, @Ri(u4: 0 to 0Fн) #u8, @Ri *1		80 81	1 + 2a 1 + 2a –		(Ri) & = (F0 _H + u4) (Ri) & = ((u4<<4) + 0F _H) (Ri) & = u8	Manipulate lower 4 bits Manipulate upper 4 bits
BORL BORH * BOR	#u4, @Ri(u4: 0 to 0Fн) #u4, @Ri(u4: 0 to 0Fн) #u8, @Ri *2		90 91	1 + 2a 1 + 2a –		(Ri) = u4 (Ri) = (u4<<4) (Ri) = u8	Manipulate lower 4 bits Manipulate upper 4 bits
BEORL BEORH * BEOR	#u4, @Ri(u4: 0 to 0Fн) #u4, @Ri(u4: 0 to 0Fн) #u8, @Ri *3		98 99	1 + 2a 1 + 2a –		(Ri) ^ = u4 (Ri) ^ = (u4<<4) (Ri) ^ = u8	Manipulate lower 4 bits Manipulate upper 4 bits
BTSTL BTSTH	#u4, @Ri(u4: 0 to 0Fн) #u4, @Ri(u4: 0 to 0Fн)		88 89	2+a 2+a	0 C	(Ri) & u4 (Ri) & (u4<<4)	Test lower 4 bits Test upper 4 bits

- *1: Assembler generates BANDL if result of logical operation "u8&0x0F" leaves an active (set) bit and generates BANDH if "u8&0xF0" leaves an active bit. Depending on the value in the "u8" format, both BANDL and BANDH may be generated.
- *2: Assembler generates BORL if result of logical operation "u8&0x0F" leaves an active (set) bit and generates BORH if "u8&0xF0" leaves an active bit.
- *3: Assembler generates BEORL if result of logical operation "u8&0x0F" leaves an active (set) bit and generates BEORH if "u8&0xF0" leaves an active bit.

• Add/subtract operation instructions (10 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
MUL MULU MULH MULUH	Rj, Ri Rj, Ri Rj, Ri Rj, Ri	A A A	AF AB BF BB	5 5 3 3	C C C -	$\begin{array}{l} Rj \times Ri \rightarrow MDH, MDL \\ Rj \times Ri \rightarrow MDH, MDL \\ Rj \times Ri \rightarrow MDL \\ Rj \times Ri \rightarrow MDL \end{array}$	32 -bit \times 32 -bit = 64-bit Unsigned 16 -bit \times 16 -bit = 32 -bit Unsigned
DIVOS DIVOU DIV1 DIV2 DIV3 DIV4S * DIV	Ri Ri Ri Ri *		97 – 4 97 – 5 97 – 6 97 – 7 9F – 6 9F – 7	1 1 d 1 1 1 -		$\begin{array}{l} MDL/Ri \to MDL, \\ MDL\%Ri \to MDH \\ MDL/Ri \to MDL, \\ MDL\%Ri \to MDH \end{array}$	Step calculation 32-bit/32-bit = 32-bit Unsigned

^{*1:} DIVOS, DIV1 × 32, DIV2, DIV3 and DIV4S are generated. A total instruction code length of 72 bytes.

^{*2:} DIVOU and DIV1 \times 32 are generated. A total instruction code length of 66 bytes.

• Shift arithmetic instructions (9 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
LSL * LSL LSL LSL2	Rj, Ri #u5, Ri #u4, Ri #u4, Ri	A C C C	B6 B4 B4 B5	1 1 1	CC-C	$Ri << Rj \rightarrow Ri$ $Ri << u5 \rightarrow Ri$ $Ri << u4 \rightarrow Ri$ $Ri << (u4 + 16) \rightarrow Ri$	Logical shift
LSR * LSR LSR LSR2	Rj, Ri #u5, Ri #u4, Ri #u4, Ri	A C' C C	B2 B0 B0 B1	1 1 1	CC-C	Ri>>Rj \rightarrow Ri Ri>>u5 \rightarrow Ri Ri>>u4 \rightarrow Ri Ri>>(u4 + 16) \rightarrow Ri	Logical shift
ASR * ASR ASR ASR2	Rj, Ri #u5, Ri #u4, Ri #u4, Ri	A C' C C	BA B8 B8 B9	1 1 1	CC-C	$Ri >> Rj \rightarrow Ri$ $Ri >> u5 \rightarrow Ri$ $Ri >> u4 \rightarrow Ri$ $Ri >> (u4 + 16) \rightarrow Ri$	Logical shift

• Immediate value data transfer instruction (immediate value set/16-bit/32-bit immediate value transfer instruction) (3 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
LDI: 32 LDI: 20 LDI: 8 * LDI	#i32, Ri #i20, Ri #i8, Ri # {i8 i20 i32}, Ri	E C B	9F - 8 9B C0	3 2 1		$i32 \rightarrow Ri$ $i20 \rightarrow Ri$ $i8 \rightarrow Ri$ $\{i8 \mid i20 \mid i32\} \rightarrow Ri$	Upper 12 bits are zero- extended Upper 24 bits are zero- extended
LDI	# \10 120 132}, 1\(1\)			_		(10 120 132)> 1(1	exterided

^{*1:} If an immediate value is given in absolute, assembler automatically makes i8, i20 or i32 selection. If an immediate value contains relative value or external reference, assembler selects i32.

• Memory load instructions (13 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
LD	@Rj, Ri	Α	04	b		$(Ri) \rightarrow Ri$	
LD	@(R13, Rj), Ri	Α	00	b		$(R13 + Rj) \rightarrow Ri$	
LD	@(R14, disp10), Ri	В	20	b		$(R14 + disp10) \rightarrow Ri$	
LD	@(R15, udisp6), Ri	С	03	b		(R15 + udisp6) → Ri	
LD	@R15 +, Ri	E	07 - 0	b		$(R15) \rightarrow Ri, R15 + = 4$	
LD	@R15 +, Rs	Е	07 - 8	b		$(R15) \rightarrow Rs, R15 + = 4$	Rs: Special-purpose
							register
LD	@R15 +, PS	Е	07 – 9	1+a+b	cccc	$(R15) \rightarrow PS, R15 + = 4$	
LDUH	@Rj, Ri	Α	05	b		$(Ri) \rightarrow Ri$	Zero-extension
LDUH	@(R13, Rj), Ri	Α	01	b		$(R_{13} + R_{i}) \rightarrow R_{i}$	Zero-extension
LDUH	@(R14, disp9), Ri	В	40	b		(R14 + disp9) → Ri	Zero-extension
LDUB	@Rj, Ri	Α	06	b		$(Ri) \rightarrow Ri$	Zero-extension
LDUB	@(R13, Rj), Ri	Α	02	b		$(R_{13} + R_{i}) \rightarrow R_{i}$	Zero-extension
LDUB	@(R14, disp8), Ri	В	60	b		(R14 + disp8) → Ri	Zero-extension

Note: The relations between o8 field of TYPE-B and u4 field of TYPE-C in the instruction format and assembler description from disp8 to disp10 are as follows:

$$\begin{array}{l} \text{disp8} \rightarrow \text{o8} = \text{disp8} \\ \text{disp9} \rightarrow \text{o8} = \text{disp9} >> 1 \\ \text{disp10} \rightarrow \text{o8} = \text{disp10} >> 2 \\ \text{udisp6} \rightarrow \text{u4} = \text{udisp6} >> 2 \end{array} \right\} \hspace{0.5cm} \text{Each disp is a code extension.}$$

• Memory store instructions (13 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
ST	Ri, @Rj	Α	14	а		$Ri \rightarrow (Rj)$	Word
ST	Ri, @(R13, Rj)	Α	10	а		$Ri \rightarrow (R13 + Rj)$	Word
ST	Ri, @(R14, disp10)	В	30	а		$Ri \rightarrow (R14 + disp10)$	Word
ST	Ri, @(R15, udisp6)	С	13	а		$Ri \rightarrow (R15 + usidp6)$	
ST	Ri, @-R15	E	17 - 0	а		$R15 - = 4$, Ri \rightarrow (R15)	
ST	Rs, @-R15	E	17 – 8	а		$R15 -= 4$, $Rs \rightarrow (R15)$	Rs: Special-purpose
							register
ST	PS, @-R15	Е	17 – 9	а		$R15 -= 4, PS \rightarrow (R15)$	-
STH	Ri, @Rj	Α	15	а		$Ri \rightarrow (Rj)$	Half word
STH	Ri, @(R13, Rj)	Α	11	а		$Ri \rightarrow (R13 + Rj)$	Half word
STH	Ri, @(R14, disp9)	В	50	а		$Ri \rightarrow (R14 + disp9)$	Half word
STB	Ri, @Rj	Α	16	а		$Ri \rightarrow (Rj)$	Byte
STB	Ri, @(R13, Rj)	Α	12	а		$Ri \rightarrow (R13 + Rj)$	Byte
STB	Ri, @(R14, disp8)	В	70	а		$Ri \rightarrow (R14 + disp8)$	Byte

Note: The relations between o8 field of TYPE-B and u4 field of TYPE-C in the instruction format and assembler description from disp8 to disp10 are as follows:

$$\begin{array}{l} \text{disp8} \rightarrow \text{o8} = \text{disp8} \\ \text{disp9} \rightarrow \text{o8} = \text{disp9} >> 1 \\ \text{disp10} \rightarrow \text{o8} = \text{disp10} >> 2 \\ \text{udisp6} \rightarrow \text{u4} = \text{udisp6} >> 2 \end{array} \right\} \hspace{0.5cm} \text{Each disp is a code extension.}$$

• Transfer instructions between registers/special-purpose registers transfer instructions (5 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
MOV	Rj, Ri	A	8B	1		$Rj \rightarrow Ri$	Transfer between general-purpose registers
MOV	Rs, Ri	А	B7	1		$Rs \rightarrow Ri$	Rs: Special-purpose register
MOV	Ri, Rs	Α	В3	1		$Ri \rightarrow Rs$	Rs: Special-purpose register
MOV MOV	PS, Ri Ri, PS	E E	17 – 1 07 – 1	1 C		$\begin{array}{c} PS \rightarrow Ri \\ Ri \rightarrow PS \end{array}$	

• Non-delay normal branch instructions (23 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
JMP	@Ri	Е	97 – 0	2		$Ri \rightarrow PC$	
CALL	label12 @Ri	F E	D0 97 – 1	2		PC + 2 \rightarrow RP, PC + 2 + rel11 \times 2 \rightarrow PC PC + 2 \rightarrow RP, Ri \rightarrow PC	
RET		E	97 – 2	2		$RP \rightarrow PC$	Return
INT	#u8	D	1F	3+3a		$SSP = 4, PS \rightarrow (SSP),$ $SSP = 4,$ $PC + 2 \rightarrow (SSP),$ $0 \rightarrow I \text{ flag},$ $0 \rightarrow S \text{ flag},$ $(TBR + 3FC - u8 \times 4) \rightarrow PC$	
INTE		Е	9F – 3	3 + 3a		$\begin{array}{l} \text{SSP} -= 4, \ \text{PS} \rightarrow (\text{SSP}), \\ \text{SSP} -= 4, \\ \text{PC} + 2 \rightarrow (\text{SSP}), \\ 0 \rightarrow \text{S flag}, \\ (\text{TBR} + 3\text{D8} - \text{u8} \times 4) \rightarrow \\ \text{PC} \end{array}$	For emulator
RETI		E	97 – 3	2 + 2a	CCCC	$(R15) \rightarrow PC, R15 -= 4,$ $(R15) \rightarrow PS, R15 -= 4$	
BNO BRA BEQ BNE BC BNC BN BP BV BNV BLT BGE BLS BHI	label9	D D D D D D D D D D D D D	E1 E0 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EF	1 2 2/1 2/1 2/1 2/1 2/1 2/1 2/1 2/1 2/1		Non-branch PC + 2 + rel8 \times 2 \rightarrow PC PC if Z = 1 PC if C = 0 PC if C = 0 PC if N = 1 PC if N = 0 PC if V = 1 PC if V xor N = 1 PC if V xor N = 0 PC if (V xor N) or Z = 1 PC if (V xor N) or Z = 1 PC if C or Z = 1 PC if C or Z = 0	

Notes: • "2/1" in cycle sections indicates that 2 cycles are needed for branch and 1 cycle needed for non-branch.

 The relations between rel8 field of TYPE-D and rel11 field of TYPE-F in the instruction format and assembler discription label9 and label12 are as follows.

 $label9 \rightarrow rel8 = (label9 - PC - 2)/2$

label12 \rightarrow rel11 = (label12 - PC - 2)/2

• RETI must be operated while S flag = 0.

• Branch instructions with delays (20 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
JMP:D	@Ri	Е	9F – 0	1		$Ri \rightarrow PC$	
CALL:D	label12	F	D8	1		$PC + 4 \rightarrow RP$, $PC + 2 + rel11 \times 2 \rightarrow PC$	
CALL:D	@Ri	Е	9F – 1	1		$PC + 4 \rightarrow RP, Ri \rightarrow PC$	
RET:D		Е	9F – 2	1		$RP \rightarrow PC$	Return
BNO:D	label9	D	F1	1		Non-branch	
BRA:D	label9	D	F0	1		$PC + 2 + rel8 \times 2 \rightarrow PC$	
BEQ:D	label9	D	F2	1		PCif Z = = 1	
BNE:D	label9	D	F3	1		PCif Z = 0	
BC:D	label9	D	F4	1		PCif C = = 1	
BNC:D	label9	D	F5	1		PCif C = 0	
BN:D	label9	D	F6	1		PCif N = = 1	
BP:D	label9	D	F7	1		PCif N = 0	
BV:D	label9	D	F8	1		PCif V = = 1	
BNV:D	label9	D	F9	1		PCif V = 0	
BLT:D	label9	D	FA	1		PCif V xor $N = 1$	
BGE:D	label9	D	FB	1		PCif V xor $N = 0$	
BLE:D	label9	D	FC	1		PCif (V xor N) or $Z = 1$	
BGT:D	label9	D	FD	1		PCif (V xor N) or $Z = 0$	
BLS:D	label9	D	FE	1		PCif C or $Z = 1$	
BHI:D	label9	D	FF	1		PCif C or $Z = 0$	

Notes: • The relations between rel8 field of TYPE-D and rel11 field of TYPE-F in the instruction format and assembler discription label9 and label12 are as follows.

label9 \rightarrow rel8 = (label9 - PC - 2)/2 label12 \rightarrow rel11 = (label12 - PC - 2)/2

- Delayed branch operation always executes next instruction (delay slot) before making a branch.
- Instructions allowed to be stored in the delay slot must meet one of the following conditions. If the other instruction is stored, this device may operate other operation than defined.

The instruction described "1" in the other cycle column than branch instruction.

The instruction described "a", "b", "c" or "d" in the cycle column.

• Direct addressing instructions

I	Mnemonic		Туре	OP	Cycle	NZVC	Operation	Remarks
DMOV DMOV DMOV DMOV DMOV DMOV	R13, (@-R15	D D D D D	08 18 0C 1C 0B 1B	b 2a 2a 2a 2a		$ \begin{array}{l} (\text{dir}10) \rightarrow \text{R}13 \\ \text{R}13 \rightarrow (\text{dir}10) \\ (\text{dir}10) \rightarrow (\text{R}13), \text{R}13 += 4 \\ (\text{R}13) \rightarrow (\text{dir}10), \text{R}13 += 4 \\ \text{R}15 -= 4, (\text{dir}10) \rightarrow (\text{R}15) \\ (\text{R}15) \rightarrow (\text{dir}10), \text{R}15 -= 4 \\ \end{array} $	Word Word
DMOVH DMOVH DMOVH DMOVH	R13, @dir9, @	R13 @dir9 @R13+ @dir9	D D D	09 19 0D 1D	b a 2a 2a		$(dir9) \rightarrow R13$ $R13 \rightarrow (dir9)$ $(dir9) \rightarrow (R13), R13 + = 2$ $(R13) \rightarrow (dir9), R13 + = 2$	
DMOVB DMOVB DMOVB DMOVB	R13, (R13 @dir8 @R13+ @dir8	D D D D	0A 1A 0E 1E	b a 2a 2a	 	$(dir8) \rightarrow R13$ $R13 \rightarrow (dir8)$ $(dir8) \rightarrow (R13), R13 + +$ $(R13) \rightarrow (dir8), R13 + +$	Byte Byte Byte Byte

Note: The relations between the dir field of TYPE-D in the instruction format and the assembler description from disp8 to disp10 are as follows:

$$\begin{array}{l} \text{disp8} \rightarrow \text{dir} + \text{disp8} \\ \text{disp9} \rightarrow \text{dir} = \text{disp9}{>}{>}1 \\ \text{disp10} \rightarrow \text{dir} = \text{disp10}{>}{>}2 \end{array} \right\} \text{ Each disp is a code extension}$$

• Resource instructions (2 instructions)

	Mnemon	ic	Туре	OP	Cycle	NZVC	Operation	Remarks
LDRES	@Ri+,	#u4	С	ВС	а		$(Ri) \rightarrow u4$ resource $Ri + = 4$	u4: Channel number
STRES	#u4,	@Ri+	С	BD	а		u4 resource → (Ri) Ri + = 4	u4: Channel number

• Co-processor instructions (4 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
COPOP	#u4, #CC, CRj, CRi	Е	9F – C	2 + a		Calculation	
COPLD	#u4, #CC, Rj, CRi	E	9F – D	1 + 2a		$Rj \rightarrow CRi$	
COPST	#u4, #CC, CRj, Ri	E	9F – E	1 + 2a		CRj → Ri	
COPSV	#u4, #CC, CRj, Ri	Е	9F – F	1 + 2a		CRj → Ri	No error traps

• Other instructions (16 instructions)

I	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
NOP		Е	9F – A	1		No changes	
ANDCCR ORCCR	#u8 #u8	D D	83 93	C C		CCR and u8 → CCR CCR or u8 → CCR	
STILM	#u8	D	87	1		i8 → ILM	Set ILM immediate value
ADDSP	#s10 *1	D	А3	1		R15 + = s10	ADD SP instruction
EXTSB EXTUB EXTSH EXTUH	Ri Ri Ri Ri	E E E	97 – 8 97 – 9 97 – A 97 – B	1 1		Sign extension $8 \rightarrow 32$ bits Zero extension $8 \rightarrow 32$ bits Sign extension $16 \rightarrow 32$ bits Zero extension $16 \rightarrow 32$ bits	
LDM0	(reglist)	D	8C	*4		(R15) → reglist,	Load-multi R0 to R7
LDM1	(reglist)	D	8D	*4		R15 increment (R15) → reglist, R15 increment	Load-multi R8 to R15
* LDM	(reglist) *3	3		_		$(R15 + +) \rightarrow reglist,$	Load-multi R0 to R15
STM0	(reglist)	D	8E	*6		R15 decrement, reglist → (R15)	Store-multi R0 to R7
STM1	(reglist)	D	8F	*6		R15 decrement, reglist → (R15)	Store-multi R8 to R15
* STM2	(reglist) *5	5		_		reglist \rightarrow (R15 + +)	Store-multi R0 to R15
ENTER	#u10 *2	D	0F	1+a		R14 \rightarrow (R15 – 4), R15 – 4 \rightarrow R14, R15 – u10 \rightarrow R15	Entrance processing of function
LEAVE		Е	9F – 9	b		$R14 + 4 \rightarrow R15,$ $(R15 - 4) \rightarrow R14$	Exit processing of function
XCHB	@Rj, Ri	A	8A	2a		$Ri \rightarrow TEMP$, $(Rj) \rightarrow Ri$, $TEMP \rightarrow (Rj)$	For SEMAFO management Byte data

^{*1:} In the ADDSP instruction, the reference between u8 of TYPE-D in the instruction format and assembler description s10 is as follows.

$$u10 \rightarrow u8 = u10 >> 2$$

 $s10 \rightarrow s8 = s10 >> 2$

^{*2:} In the ENTER instruction, the reference between i8 of TYPE-C in the instruction format and assembler description u10 is as follows.

^{*3:} If either of R0 to R7 is specified in reglist, assembler generates LDM0. If either of R8 to R15 is specified, assembler generates LDM1. Both LDM0 and LDM1 may be generated.

^{*4:} The number of cycles needed for execution of LDM0 (reglist) and LDM1 (reglist) is given by the following calculation; $a \times (n-1) + b + 1$ when "n" is number of registers specified.

^{*5:} If either of R0 to R7 is specified in reglist, assembler generates STM0. If either of R8 to R15 is specified, assembler generates STM1. Both STM0 and STM1 may be generated.

^{*6:} The number of cycles needed for execution of STM0 (reglist) and STM1 (reglist) is given by the following calculation; $a \times n + 1$ when "n" is number of registers specified.

• 20-bit normal branch macro instructions

M	nemonic	Operation	Remarks	
* CALL20	label20, Ri	Next instruction address \rightarrow RP, label20 \rightarrow PC	Ri: Temporary register	*1
* BRA20	label20, Ri	label20 → PC	Ri: Temporary register	*2
* BEQ20	label20, Ri	if $(Z = = 1)$ then label $20 \rightarrow PC$	Ri: Temporary register	*3
* BNE20	label20, Ri	ifs/Z = 0	Ri: Temporary register	*3
* BC20	label20, Ri	ifs/C = = 1	Ri: Temporary register	*3
* BNC20	label20, Ri	ifs/C = 0	Ri: Temporary register	*3
* BN20	label20, Ri	ifs/N = 1	Ri: Temporary register	*3
* BP20	label20, Ri	ifs/N = 0	Ri: Temporary register	*3
* BV20	label20, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV20	label20, Ri	ifs/V = 0	Ri: Temporary register	*3
* BLT20	label20, Ri	ifs/V xor $N = 1$	Ri: Temporary register	*3
* BGE20	label20, Ri	ifs/V xor $N = 0$	Ri: Temporary register	*3
* BLE20	label20, Ri	ifs/(V xor N) or $Z = 1$	Ri: Temporary register	*3
* BGT20	label20, Ri	ifs/ $(V \times N)$ or $Z = 0$	Ri: Temporary register	*3
* BLS20	label20, Ri	ifs/ C or $Z = 1$	Ri: Temporary register	*3
* BHI20	label20, Ri	ifs/C or $Z = 0$	Ri: Temporary register	*3

*1: CALL20

- (1) If label20 PC 2 is between –0x800 and +0x7fe, instruction is generated as follows; CALL label12
- (2) If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 #label20, Ri CALL @Ri

*2: BRA20

- (1) If label20 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; BRA label9
- (2) If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 #label20, Ri JMP @Ri

- *3: Bcc20 (BEQ20 to BHI20)
 - (1) If label20 PC 2 is between –0x100 and +0xfe, instruction is generated as follows;
 - (2) If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

Bxcc false xcc is a revolt condition of cc LDI:20 #label20, Ri JMP @Ri

• 20-bit delayed branch macro instructions

Mn	emonic	Operation	Remarks	
* CALL20:D	label20, Ri	Next instruction address + 2 \rightarrow RP, label20 \rightarrow PC	Ri: Temporary register	*1
* BRA20:D	label20, Ri	label20 → PC	Ri: Temporary register	*2
* BEQ20:D	label20, Ri	if $(Z = = 1)$ then label $20 \rightarrow PC$	Ri: Temporary register	*3
* BNE20:D	label20, Ri	ifs/Z = 0	Ri: Temporary register	*3
* BC20:D	label20, Ri	ifs/C = 1	Ri: Temporary register	*3
* BNC20:D	label20, Ri	ifs/C = 0	Ri: Temporary register	*3
* BN20:D	label20, Ri	ifs/N = 1	Ri: Temporary register	*3
* BP20:D	label20, Ri	ifs/N = 0	Ri: Temporary register	*3
* BV20:D	label20, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV20:D	label20, Ri	ifs/V = 0	Ri: Temporary register	*3
* BLT20:D	label20, Ri	ifs/V xor $N = 1$	Ri: Temporary register	*3
* BGE20:D	label20, Ri	ifs/V xor $N = 0$	Ri: Temporary register	*3
* BLE20:D	label20, Ri	ifs/(V xor N) or $Z = 1$	Ri: Temporary register	*3
* BGT20:D	label20, Ri	ifs/(V xor N) or $Z = 0$	Ri: Temporary register	*3
* BLS20:D	label20, Ri	ifs/C or $Z = 1$	Ri: Temporary register	*3
* BHI20:D	label20, Ri	ifs/C or $Z = 0$	Ri: Temporary register	*3

*1: CALL20:D

(1) If label20 – PC – 2 is between –0x800 and +0x7fe, instruction is generated as follows;

CALL:D label12

(2) If label20 – PC – 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 #label20, Ri CALL:D @Ri

*2: BRA20:D

(1) If label20 – PC – 2 is between –0x100 and +0xfe, instruction is generated as follows;

BRA:D label9

(2) If label20 – PC – 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 #label20, Ri JMP:D @Ri

- *3: Bcc20:D (BEQ20:D to BHI20:D)
 - (1) If label20 PC 2 is between -0x100 and +0xfe, instruction is generated as follows;

Bcc:D label9

(2) If label20 – PC – 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

Bxcc false xcc is a revolt condition of cc LDI:20 #label20, Ri JMP:D @Ri

32-bit normal macro branch instructions

М	nemonic	Operation	Remarks	
* CALL32	label32, Ri	Next instruction address \rightarrow RP, label32 \rightarrow PC	Ri: Temporary register	*1
* BRA32	label32, Ri	label32 → PC	Ri: Temporary register	*2
* BEQ32	label32, Ri	if $(Z = = 1)$ then label32 \rightarrow PC	Ri: Temporary register	*3
* BNE32	label32, Ri	ifs/Z = 0	Ri: Temporary register	*3
* BC32	label32, Ri	ifs/C = 1	Ri: Temporary register	*3
* BNC32	label32, Ri	ifs/C = 0	Ri: Temporary register	*3
* BN32	label32, Ri	ifs/N = 1	Ri: Temporary register	*3
* BP32	label32, Ri	ifs/N = 0	Ri: Temporary register	*3
* BV32	label32, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV32	label32, Ri	ifs/V = 0	Ri: Temporary register	*3
* BLT32	label32, Ri	ifs/V xor $N = 1$	Ri: Temporary register	*3
* BGE32	label32, Ri	ifs/V xor $N = 0$	Ri: Temporary register	*3
* BLE32	label32, Ri	ifs/(V xor N) or $Z = 1$	Ri: Temporary register	*3
* BGT32	label32, Ri	ifs/(V xor N) or $Z = 0$	Ri: Temporary register	*3
* BLS32	label32, Ri	ifs/C or $Z = 1$	Ri: Temporary register	*3
* BHI32	label32, Ri	ifs/C or $Z = 0$	Ri: Temporary register	*3

*1: CALL32

- (1) If label32 PC 2 is between –0x800 and +0x7fe, instruction is generated as follows; CALL label12
- (2) If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 #label32, Ri CALL @Ri

*2: BRA32

- (1) If label32 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; BRA label9
- (2) If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 #label32, Ri JMP @Ri

- *3: Bcc32 (BEQ32 to BHI32)
 - (1) If label32 PC 2 is between -0x100 and +0xfe, instruction is generated as follows;
 - (2) If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

Bxcc false xcc is a revolt condition of cc LDI:32 #label32, Ri

JMP @Ri

• 32-bit delayed macro branch instructions

Mr	nemonic	Operation	Remarks	
* CALL32:D	label32, Ri	Next instruction address + 2 \rightarrow RP, label32 \rightarrow PC	Ri: Temporary register	*1
* BRA32:D	label32, Ri	label32 → PC	Ri: Temporary register	*2
* BEQ32:D	label32, Ri	if $(Z = = 1)$ then label32 \rightarrow PC	Ri: Temporary register	*3
* BNE32:D	label32, Ri	ifs/Z = 0	Ri: Temporary register	*3
* BC32:D	label32, Ri	ifs/C = 1	Ri: Temporary register	*3
* BNC32:D	label32, Ri	ifs/C = 0	Ri: Temporary register	*3
* BN32:D	label32, Ri	ifs/N = 1	Ri: Temporary register	*3
* BP32:D	label32, Ri	ifs/N = 0	Ri: Temporary register	*3
* BV32:D	label32, Ri	ifs/V = 1	Ri: Temporary register	*3
* BNV32:D	label32, Ri	ifs/V = 0	Ri: Temporary register	*3
* BLT32:D	label32, Ri	ifs/V xor $N = 1$	Ri: Temporary register	*3
* BGE32:D	label32, Ri	ifs/V xor $N = 0$	Ri: Temporary register	*3
* BLE32:D	label32, Ri	ifs/(V xor N) or $Z = 1$	Ri: Temporary register	*3
* BGT32:D	label32, Ri	ifs/ $(V \times N)$ or $Z = 0$	Ri: Temporary register	*3
* BLS32:D	label32, Ri	ifs/C or $Z = 1$	Ri: Temporary register	*3
* BHI32:D	label32, Ri	ifs/C or $Z = 0$	Ri: Temporary register	*3

*1: CALL32:D

(1) If label32 - PC - 2 is between -0x800 and +0x7fe, instruction is generated as follows;

CALL:D label12

(2) If label32 – PC – 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 #label32, Ri CALL:D @Ri

OALL.D

*2: BRA32:D

(1) If label32 - PC - 2 is between -0x100 and +0xfe, instruction is generated as follows;

BRA:D label9

(2) If label32 – PC – 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 #label32, Ri JMP:D @Ri

*3: Bcc32:D (BEQ32:D to BHI32:D)

(1) If label 32 - PC - 2 is between -0x100 and +0xfe, instruction is generated as follows;

Bcc:D label9

(2) If label32 – PC – 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;


Bxcc false xcc is a revolt condition of cc LDI:32 #label32, Ri


JMP:D @Ri

■ ORDERING INFORMATION

Part number	Package	Remarks
MB91106PFV-XXX	100-pin Plastic LQFP (FPT-100P-M05)	
MB91106PF-XXX	100-pin Plastic QFP (FPT-100P-M06)	

■ PACKAGE DIMENSIONS





Note: The design may be modified changed without notice, contact to Fujitsu sales division when using the device.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

F9901

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.