# 128K x 16 Static RAM

#### **Features**

- · High speed
  - $-t_{AA} = 15 \text{ ns}$
- · Low active power
  - —1150 mW (max.)
- Low CMOS standby power (L version)
  - 40 mW (max.)
- 2.0V Data Retention (4 mW at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

#### **Functional Description**

The CY7C1011 is a high-performance CMOS static RAM organized as 131,072 words by 16 bits.


Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. If byte low enable

(BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (An through A<sub>16</sub>). If byte high enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing the write enable (WE) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If byte high enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and  $\overline{WE}$  LOW).

The CY7C1011 is available in a standard 44-pin TSOP II package with center power and ground (revolutionary) pinout.



#### **Selection Guide**

	7C1011-15	7C1011-20	7C1011-25	
Maximum Access Time (ns)		15	20	25
Maximum Operating Current (mA)		230	220	200
Maximum CMOS Standby Current (mA)	Com'l	8	8	8



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) 
Storage Temperature ......-65°C to +150°C 
Ambient Temperature with 
Power Applied ......-55°C to +125°C 
Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}$  .... -0.5V to +7.0V 
DC Voltage Applied to Outputs 
in High Z State [1] ......-0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage <sup>[1]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	) 20 mA

#### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	$5V \pm 0.5$

#### **Electrical Characteristics** Over the Operating Range

			7C	7C1011-15		011-20	7C1011-25		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ m}$	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} &GND \leq V_{OUT} \leq V_{CC}, \\ &Output\ Disabled \end{aligned}$	-1	+1	-1	+1	-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$		230		220		200	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		40		40		40	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\label{eq:max_vcc} \begin{array}{l} \text{Max. V}_{CC}, \\ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3\text{V}, \\ \text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f=0} \end{array}$	I	8		8		8	mA


### Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	$V_{CC} = 5.0V$	8	pF

#### Notes:

- 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 2. T<sub>A</sub> is the "instant on" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.

#### **AC Test Loads and Waveforms**



CY7C1011



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C10	11-15	7C10	7C1011-20		7C1011-25	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE	•	•	1	1	1	•	•
t <sub>RC</sub>	Read Cycle Time	15		20		25		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		15		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		7		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[5]</sup>	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		7		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[5]</sup>	3		3		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		7		8		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		15		20		25	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		7		8		10	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		7		8		10	ns
WRITE CYC	CLE <sup>[7,8]</sup>	•	•				•	
t <sub>WC</sub>	Write Cycle Time	15		20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	12		13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	12		13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	8		9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[5]</sup>	3		3		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		7		8		10	ns
t <sub>BW</sub>	Byte Enable to End of Write	12		13		15		ns

#### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.

- IQL/IQH and 30-PF load capacitarice.

  At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

  t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

  The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


  The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# Data Retention Characteristics Over the Operating Range

Parameter	Description		Conditions <sup>[10]</sup>	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current (	Com'l	$\begin{split} & \frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V,} \\ & V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V \end{split}$		2	mA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0		ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time			t <sub>RC</sub>		ns

#### **Data Retention Waveform**



# **Switching Waveforms**



#### Notes:


- 19. t<sub>r</sub> ≤ 3 ns for the −12 and −15 speeds. t<sub>r</sub> ≤ 5 ns for the −20 and slower speeds.
   10. No input may exceed V<sub>CC</sub> + 0.5V.
   11. Device is continuously selected. OE, CE, BHE, and/or BHE = V<sub>IL</sub>.

- 12.  $\overline{\text{WE}}$  is HIGH for read cycle.




# Switching Waveforms (continued)

# Read Cycle No. 2 (OE Controlled) [12, 13]



# Write Cycle No. 1 ( $\overline{\text{CE}}$ Controlled) $^{[14,\ 15]}$




#### Notes:

- Address valid prior to or coincident with CE transition LOW.
   Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




# Switching Waveforms (continued)

# Write Cycle No. 2 (BLE or BHE Controlled)



# Write Cycle No.3 (WE Controlled, OE LOW)





#### **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	Х	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read Lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write Lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Η	L	High Z	Data In	Write Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

#### **Ordering Information**

Speed (ns)	Ordering Code Package Name		Package Type	Operating Range
15	CY7C1011-15VC	Z44	44-Lead TSOP Type II	Commercial
20	CY7C1011-20VC	Z44	44-Lead TSOP Type II	
25	CY7C1011-25ZC	Z44	44-Lead TSOP Type II	


Document #: 38-00744


Package Diagram


#### 44-Pin TSOP II Z44


DIMENSION IN MM (INCH)

MAX
MIN.









<sup>©</sup> Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnor or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.