



# 128K x 16 Static RAM

## Features

- High speed
  - $t_{AA} = 15 \text{ ns}$
- Low active power
  - 1150 mW (max.)
- Low CMOS standby power (L version)
  - 40 mW (max.)
- 2.0V Data Retention (4 mW at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features

## Functional Description

The CY7C1011 is a high-performance CMOS static RAM organized as 131,072 words by 16 bits.


Writing to the device is accomplished by taking chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs LOW. If byte low enable

( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If byte high enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) LOW while forcing the write enable ( $\overline{WE}$ ) HIGH. If byte low enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If byte high enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the  $\overline{BHE}$  and  $\overline{BLE}$  are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1011 is available in a standard 44-pin TSOP II package with center power and ground (revolutionary) pinout.



## Selection Guide

	7C1011-15	7C1011-20	7C1011-25
Maximum Access Time (ns)	15	20	25
Maximum Operating Current (mA)	230	220	200
Maximum CMOS Standby Current (mA)	Com'l	8	8

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied ..... -55°C to +125°C
- Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[1]</sup> .... -0.5V to +7.0V
- DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

- DC Input Voltage<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V
- Current into Outputs (LOW) ..... 20 mA

**Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 0.5

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	7C1011-15		7C1011-20		7C1011-25		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	+1	-1	+1	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., f = f <sub>MAX</sub> = 1/t <sub>RC</sub>		230		220		200	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		40		40		40	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V, or V <sub>IN</sub> ≤ 0.3V, f=0	Com'l	8		8		8	mA




**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF

**Notes:**

1. V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
2. T<sub>A</sub> is the "instant on" case temperature.
3. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**





Switching Characteristics<sup>[4]</sup> Over the Operating Range

Parameter	Description	7C1011-15		7C1011-20		7C1011-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	15		20		25		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		15		20		25	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		7		8		10	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[5]</sup>	0		0		0		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[5, 6]</sup>		7		8		10	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[5]</sup>	3		3		5		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[5, 6]</sup>		7		8		10	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power-Down		15		20		25	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		7		8		10	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		7		8		10	ns
<b>WRITE CYCLE<sup>[7,8]</sup></b>								
t <sub>WC</sub>	Write Cycle Time	15		20		25		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	12		13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	12		13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	8		9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[5]</sup>	3		3		5		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[5, 6]</sup>		7		8		10	ns
t <sub>BW</sub>	Byte Enable to End of Write	12		13		15		ns


Notes:

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
5. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
6. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
7. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW, and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
8. The minimum write cycle time for Write Cycle no. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

**Data Retention Characteristics** Over the Operating Range

Parameter	Description	Conditions <sup>[10]</sup>	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0		V
$I_{CCDR}$	Data Retention Current	Com'l $V_{CC} = V_{DR} = 2.0V$ , $CE \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		2	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0		ns
$t_R^{[9]}$	Operation Recovery Time		$t_{RC}$		ns


**Data Retention Waveform**



1011-5

**Switching Waveforms**

**Read Cycle No. 1** <sup>[11, 12]</sup>




1011-6

**Notes:**


- 9.  $t_r \leq 3$  ns for the -12 and -15 speeds.  $t_r \leq 5$  ns for the -20 and slower speeds.
- 10. No input may exceed  $V_{CC} + 0.5V$ .
- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and/or  $\overline{BHE} = V_{IL}$ .
- 12.  $\overline{WE}$  is HIGH for read cycle.

**Switching Waveforms (continued)**

**Read Cycle No. 2 ( $\overline{OE}$  Controlled)** [12, 13]



**Write Cycle No. 1 ( $\overline{CE}$  Controlled)** [14, 15]




**Notes:**

- 13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 14. Data I/O is high impedance if  $\overline{OE}$  or BHE and/or BLE =  $V_{IH}$ .
- 15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.


**Switching Waveforms (continued)**

**Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)**



1011-9

**Write Cycle No.3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)**



1011-10

**Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
H	X	X	X	X	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	H	L	L	Data Out	Data Out	Read All bits	Active (I <sub>CC</sub> )
L	L	H	L	H	Data Out	High Z	Read Lower bits only	Active (I <sub>CC</sub> )
L	L	H	H	L	High Z	Data Out	Read Upper bits only	Active (I <sub>CC</sub> )
L	X	L	L	L	Data In	Data In	Write All bits	Active (I <sub>CC</sub> )
L	X	L	L	H	Data In	High Z	Write Lower bits only	Active (I <sub>CC</sub> )
L	X	L	H	L	High Z	Data In	Write Upper bits only	Active (I <sub>CC</sub> )
L	H	H	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

**Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C1011-15VC	Z44	44-Lead TSOP Type II	Commercial
20	CY7C1011-20VC	Z44	44-Lead TSOP Type II	
25	CY7C1011-25ZC	Z44	44-Lead TSOP Type II	

Document #: 38-00744


**Package Diagram**

**44-Pin TSOP II Z44**



DIMENSION IN MM (INCH)  
MAX  
MIN.



**TOP VIEW**



**BOTTOM VIEW**



51-85087-A