

CY7C1022

Features

- 5.0V operation (± 10%)
- High speed
 - —t_{AA} = 12 ns
- Low active power
 - 825 mW (max., 10 ns, "L" version)
- Very Low standby power
 500 μW (max., "L" version)
- Automatic power-down when deselected
- Independent Control of Upper and Lower bytes
- Available in 400-mil SOJ

Functional Description

The CY7C1022 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking chip enable (CE) input HIGH and write enable (WE) input LOW. If byte low


32K x 16 Static RAM

enable ($\overline{\text{BLE}}$) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₄). If byte high enable ($\overline{\text{BHE}}$) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₄).

Reading from the device is accomplished by taking chip enable (CE) HIGH and output enable (\overline{OE}) LOW while forcing the write enable (\overline{WE}) HIGH. If byte low enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If byte high enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in a high-impedance state when the device is deselected (CE LOW), the outputs are disabled (\overline{OE} HIGH), the \overline{BHE} and \overline{BLE} are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation (CE HIGH, and \overline{WE} LOW).

The CY7C1022 is available in standard 400-mil-wide SOJ packages.



Selection Guide

		7C1022-12	7C1022-15
Maximum Access Time (ns)		12	15
Maximum Operating Current (mA)		170	160
	L	140	130
Maximum CMOS Standby Current (mA)		3	3
	L	0.1	0.1

Shaded areas contain advance information.

April 6, 1998



Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature	.–65×C to +150×C
Ambient Temperature with Power Applied	.–55×C to +125×C
Supply Voltage on V_{CC} to Relative GND ^[1]	0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State ^[1] (0.5V to V _{CC} + 0.5V

Electrical Characteristics Over the Operating Range

Operating Range

Range	Ambient Temperature ^[2]	V _{cc}
Commercial	0°C to +70°C	4.5V–5.5V


				7C10	22-12	7C10	22-15	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 m	A	2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	6.0	2.2	6.0	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled		-2	+2	-2	+2	μA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$	L		170 140		160 130	mA
I _{SB1}	Automatic CE	Max. V _{CC} , CE ≥ V _{IH}			20		20	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH} \text{ or}$ $V_{IN} \le V_{IL}, f = f_{MAX}$	L		10		10	
I _{SB2}	Automatic CE	Max. V _{CC} ,			3		3	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{l} CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ or \; V_{IN} \leq 0.3V, \; f=0 \end{array}$	L		0.1		0.1	mA

Shaded area contains advance information.

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

AC Test Loads and Waveforms



1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.

2. T_A is the "instant on" case temperature.

3. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[4] Over the Operating Range

		7C10	22-12	7C10	22-15	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE		•		L	I	1
t _{RC}	Read Cycle Time	12		15		ns
t _{AA}	Address to Data Valid		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE HIGH to Data Valid		12		15	ns
t _{DOE}	OE LOW to Data Valid		6		7	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		6		7	ns
t _{LZCE}	CE HIGH to Low Z ^[6]	3		3		ns
t _{HZCE}	CE LOW to High Z ^[5, 6]		6		7	ns
t _{PU}	CE HIGH to Power-Up	0		0		ns
t _{PD}	CE LOW to Power-Down		12		15	ns
t _{DBE}	Byte enable to Data Valid		6		7	ns
t _{LZBE}	Byte enable to Low Z	0		0		ns
t _{HZBE}	Byte disable to High Z		6		7	ns
WRITE CYCLE	[7]		•			
t _{WC}	Write Cycle Time	12		15		ns
t _{SCE}	CE HIGH to Write End	9		10		ns
t _{AW}	Address Set-Up to Write End	8		10		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	8		10		ns
t _{SD}	Data Set-Up to Write End	6		10		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		6		7	ns
t _{BW}	Byte enable to end of write	8		9		ns

Notes:

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

5.


6.

 t_{HZOE} , t_{HZBE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. The internal write time of the memory is defined by the overlap of CE HIGH, WE LOW and BHE / BLE LOW. CE HIGH, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates 7. the write.




PRELIMINARY

Switching Waveforms



Read Cycle No.2 ($\overline{\text{OE}}$ Controlled) ^[9, 10]




Notes:

8. Device is continuously selected. \overline{OE} , CE, \overline{BHE} and/or $\overline{BHE} = V_{IL}$ 9. \overline{WE} is HIGH for read cycle. 10. Address valid prior to or coincident with CE transition HIGH.




Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)^[11, 12]



Write Cycle No. 2 (BLE or BHE Controlled)



Notes:


Data I/O is high impedance if OE or BHE and/or BLE = V_{IH}.
If CE goes LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.



PRELIMINARY

Switching Waveforms (continued)

Write Cycle No.3 (WE Controlled, LOW)



Truth Table

CE	OE	WE	BLE	BHE	1/0 ₁ - 1/0 ₈	1/0 ₉ - 1/0 ₁₆	Mode	Power
L	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
Н	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
Н	Х	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
Н	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
Н	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1022-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial

Document #: 38-00636



Package Diagram

44-Lead (400-Mil) Molded SOJ V34



© Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.