# PIII™ System Clock Chip for DDR SDRAM

#### **Recommended Application:**

1644 and 1644T applications using DDR

#### **Output Features:**

- 7 Differential pairs DDR SDRAM clocks
- 3 CPU @ 2.5V (1 Free running)
- 8 PCI @ 3.3V (1 Free running and 1 2 X optional)
- 2 AGP @ 3.3V
- 1 IOAPIC @ 2.5V
- 1 48MHz, @3.3V
- 1 REF @ 3.3V


#### Features:

- Up to 147MHz frequency support
- Power management through PD#
- Spread spectrum for EMI control (0 to -0.5% down spread, ± 0.25% center spread).
- Uses external 14.318MHz crystal

#### **Skew Specifications:**

- CPU CPU: <250ps
- PCI PCI: <500ps</li>
- SDRAM SDRAM: <250ps</li>
- AGP AGP: <250ps</li>
- PCI AGP: <750ps</li>
- CPU SDRAM: <750ps
- CPU PCI: <3ns</li>

### **Pin Configuration**




#### 56-Pin 240 mil TSSOP

#### Notes:

- Internal Pull-up Resistor of 120K to VDD
- \*\* Internal Pull-down of 120K to GND
- 1. PCICLK6 is selectable 2X via I<sup>2</sup>C

### **Block Diagram**



### **Functionality**

FS3	FS2	FS1	FS0	CPU	SDRAM
0	0	0	0	66.66	66.66
0	0	0	1	66.66	100.00
0	0	1	0	100.00	66.66
0	0	1	1	100.00	100.00
0	1	0	0	100.00	133.33
0	1	0	1	133.33	66.66
0	1	1	0	133.33	100.00
0	1	1	1	133.33	133.33
1	0	0	0	66.66	66.66
1	0	0	1	66.66	100.00
1	0	1	0	100.00	66.66
1	0	1	1	100.00	100.00
1	1	0	0	100.00	133.33
1	1	0	1	133.33	66.66
1	1	1	0	133.33	100.00
1	1	1	1	133.33	133.33

Note:

PCICLK = 33.33MHz AGP = 66.66MHz

0664-07/29/02



## **Pin Descriptions**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 36, 43, 48, 56	VDDL	PWR	Power supply pins, nominal 2.5V
2	IOAPIC	OUT	2.5V clock outputs
3, 11, 16, 21, 29, 37, 42, 49, 52	GND	PWR	Ground pins
4	X1	IN	Crystal input,nominally 14.318MHz.
5	X2	OUT	Crystal output, nominally 14.318MHz.
6	AVDD	PWR	Analog power supply for 3.3V
7	FS0 <sup>2, 3</sup>	IN	Frequency select pin.
7	REF0	OUT	14.318 MHz reference clock.
8, 17, 22, 27	VDD	PWR	Power supply pins, nominal 3.3V
	FS1 <sup>2,3</sup>	IN	Frequency select pin.
9	AGP0	OUT	AGP outputs defined as 2X PCI.
10	AGP1	OUT	AGP output defined as 2X PCI.
	PCICLK_F	OUT	Free running PCI clock
12	FS2 <sup>1, 2</sup>	IN	Frequency select pin.
20, 19, 18, 15, 14, 13	PCICLK (5:0)	OUT	PCI clock outputs.
23	PCICLK6	OUT	PCI clock output (selectable 1X or 2X via I <sup>2</sup> C)
	PCI_STOP#	IN	Stops all PCICLKs at logic 0 level, when input low besides the
24			PCICLK_F clocks which are controllable by I <sup>2</sup> C bits whether they are
			free running or stopped by PCI_STOP.
		IN	Stops all CPUCLKs at logic 0 level, when input low. The individual
25	CPU_STOP#		CPU clocks are controllable by I <sup>2</sup> C bits whether they are free
			running or stopped by CPU_STOP.
26	PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms.
20	Vtt_PWRGD	IN	This pin acts as a dual function input pin for Vtt_PWRGD and PD# signal. When Vtt_PWRGD goes high the frequency select will be latched at power on thereafter the pin is an asynchronous active low power down pin.
28	FS3 <sup>2, 3</sup>	IN	Frequency select pin
20	48MHz	OUT	48MHz output clock
30	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant
31	SCLK	IN	Clock pin of I <sup>2</sup> C circuitry 5V tolerant
33, 35, 39, 41, 45, 47, 51	DDRT (6:0)	OUT	"True" clocks of differential pair DDR SDRAM outputs - 2.5V
32, 34, 38, 40, 44, 46, 50	DDRC (6:0)	OUT	"Complementry" clocks of differential pair DDR SDRAM outputs - 2.5V
53, 54	CPUCLK (1:0)	OUT	2.5V CPU clocks
55	CPUCLK_F	OUT	Free running CPU clock. Not affected by the CPU_STOP#.

#### Notes:

- Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
   Internal pull-down resistor of 120K to GND on indicated inputs.
- Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.

### **General Description**

The ICS951702 is a main clock synthesizer chip for PIII based systems with ALI 1644 style chipset. This provides all clocks required for such a system.

Spread spectrum may be enabled through I<sup>2</sup>C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS951702 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.
Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programming and frequency selection.

### **Mode Pin - Power Management Input Control**

STATE	Pin 24	Pin 25	Pin 26
0	PCI_STOP# (Input)	CPU_STOP# (Input)	PD# (Input)
1	PCICLK4 (Output, Active)	CPUCLKs (Output, Active)	Active

### **Power Groups**

AVDD = PLL Core & Xtal VDD48 = 48MHz, PLL2VDDL, VDD = Digital



# Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = 0)

Bit							Descript	ion			PWD
	Bit2	FS3 Bit7	FS2 Bit6	FS1 Bit5	FS0 Bit4	CPUCLK (MHz) 66.66	SDRAM (MHz) 66.66	PCICLK (MHz) 33.33	AGP (MHz) 66.66	Spread Precentage	
0	0	0	0	0	1	66.66	100.00	33.33	66.66	+/- 0.25% Center Spread +/- 0.25% Center Spread	
	0	0	0	1	0	100.00	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	0	1	1	100.00	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	0	0	100.00	133.33	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	0	1	133.33	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	1	0	133.33	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	1	1	133.33	133.33	33.33	66.66	+/- 0.25% Center Spread	
	0	1	0	0	0	66.66	66.66	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	0	1	66.66	100.00	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	1	0	100.00	66.66	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	1	1	100.00	100.00	33.33	66.66	0 to -0.5% Down Spread	
	0	1	1	0	0	100.00	133.33	33.33	66.66	0 to -0.5% Down Spread	
	0	1	1	0	1	133.33	66.66	33.33	66.66	0 to -0.5% Down Spread	
Bit 2,	0	1	1	1	0	133.33	100.00	33.33	66.66	0 to -0.5% Down Spread	00000
Bit 7:4	0	1	1	1	1	133.33	133.33	33.33	66.66	0 to -0.5% Down Spread	Note1
	1	0	0	0	0	69.99	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	0	1	69.99	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	1	0	105.00	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	1	1	105.00	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	0	0	105.00	140.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	0	1	140.00	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	1	0	140.00	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	1	1	140.00	140.00	35.00	69.99	+/- 0.25% Center Spread	
	1	1	0	0	0	73.33	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	0	1	73.33	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	1	0	110.00	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	1	1	110.00	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	0	0	110.00	146.66	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	0	1	146.66	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	1	0	146.66	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	1	1	146.66	146.66	36.66	73.33	+/- 0.25% Center Spread	
Bit 3	0 - Fr 1 - Fr	equence equence	cy is so	elected elected	d by ha I by Bi	ardware sele t 2, 7:4	ect, Latche	ed Inputs			0
Bit 1	-	read S	Spectru	ım Ena	abled						0
Bit 0	0 - Ru 1- Tris	unning state al	l outpu	uts							0

Note1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3. The  $I^2C$  readback of the power up default indicates the revision ID in bits 2, 7:4 as shown.



Byte 1: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS3#
Bit 6	10	1	AGP1
Bit 5	9	1	AGP0
Bit 4	28	1	48MHz
Bit 3	2	1	IOAPIC
Bit 2	55	1	CPUCLK_F
Bit 1	54	1	CPUCLK0
Bit 0	53	1	CPUCLK1

Byte 2: Active/Inactive Register (1= enable, 0 = disable)

_				
	BIT	PIN#	PWD	DESCRIPTION
	Bit 7	13	1	PCICLK0
Γ	Bit 6	14	1	PCICLK1
Γ	Bit 5	15	1	PCICLK2
Γ	Bit 4	18	1	PCICLK3
Γ	Bit 3	19	1	PCICLK4
	Bit 2	51, 50	1	SDRAMT0, SDRAMC0
	Bit 1	47, 46	1	SDRAMT1, SDRAMC1
	Bit 0	45, 44	1	SDRAMT2, SDRAMC2

Byte 3: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	FS0#
Bit 6	-	X	FS1#
Bit 5	-	Х	FS2#
Bit 4	12	1	PCICLK_F
Bit 3	-	1	Reserved
Bit 2	39, 38	1	SDRAMT3, SDRAMC3
Bit 1	35, 34	1	SDRAMT4, SDRAMC4
Bit 0	33, 32	1	SDRAMT5, SDRAMC5

Byte 4: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	1	1	Reserved
Bit 6	20	1	PCICLK5
Bit 5	23	1	PCICLK6
Bit 4	23	1	PCICLK6; 1=1X, 0=2X
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	33, 32	1	SDRAMT6, SDRAMC6

Byte 5: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

Byte 6: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	0	Reserved
Bit 5	-	0	Reserved
Bit 4	-	0	Reserved
Bit 3	-	0	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

Note: Don't write into this register, writing into this register can cause malfunction

#### Notes:

- Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

  0664—07/29/02



## **Absolute Maximum Ratings**

Supply Voltage..... 5.5 V

Logic Inputs . . . . . . . . . . . . . . . . . GND -0.5 V to V<sub>DD</sub> +0.5 V

Ambient Operating Temperature ..... 0°C to +70°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

# Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70^{\circ}$  C; Supply Voltage  $V_{DD = 3.3V}$ ,  $V_{DDL} = 2.5 \text{ V}$  +/-5% (unless otherwise stated)

				-		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	$V_{IL}$	/	V <sub>SS</sub> -0.3	$\rightarrow$	0.8	V
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$			5	mA
Input Low Current	I <sub>IL1</sub>	$V_{IN} = 0 \text{ V}$ ; Inputs with no pull-up resistors	<b>\5</b>			mA
Input Low Current	l <sub>JL2</sub>	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	-200			mA
Operating	I <sub>DD3.3OP66</sub>	C <sub>L</sub> = 0 pF; Select @ 66MHz			77	mA
Supply Current	I <sub>DD3.3OP100</sub>	C <sub>L</sub> = 0 pF; Select @ 100MHz			100	IIIA
Input frequency	Fi	$V_{DD} = 3.3 \text{ V};$	12		16	MHz
Input Capacitance <sup>1</sup>	CIN	Logic Inputs		<	5	рF
	C <sub>INX</sub>	X1 & X2 pins	27	5	45	рF
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From $V_{DD} = 3.3 \text{ V}$ to 1% target Freq.	>		3	ms

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.





### **Electrical Characteristics - CPUCLK**

 $T_A = 0$  - 70° C;  $V_{DD} = 3.3$  V +/-5%,  $V_{DDL} = 2.5$  V +/-5%;  $C_L = 20$  pF (unless otherwise stated)

		, 222		,		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH2B}$	I <sub>OH</sub> = -12.0 mA	2	<		V
Output Low Voltage	$V_{OL2B}$	I <sub>OL</sub> = 12 mA			0.4	V
Output High Current	I <sub>OH2B</sub>	V <sub>OH</sub> = 1.7 V	>		-19	mA
Output Low Current	I <sub>OL2B</sub>	V <sub>OL</sub> = 0.7 V	19			mA
Rise Time	$t_{r2B}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	(F		1.6	ns
Fall Time	$t_{f2B}^1$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$			1.6	ns
Duty Cycle	$d_{t2B}^{1}$	V <sub>T</sub> = 1,25 V	45	>	55	%
Skew	t <sub>sk2B</sub> <sup>1</sup>	V <sub>T</sub> = 1.25 V			250	ps
Jitter, Cycle-to-cycle	t <sub>jcyc-cyc2B</sub> 1	$V_T = 1.25 \text{ V}$			250	ps
Jitter, One Sigma	t <sub>j1s2B</sub> 1	V <sub>T</sub> = 1.25 V			150	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

### **Electrical Characteristics - PCICLK**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V}$  +/-5%,  $V_{DDL} = 2.5 \text{ V}$  +/-5%;  $C_L = 30 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH1}$	I <sub>OH</sub> = -11 mA	2.4			V
Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 9.4 mA			0.4	V
Output High Current	I <sub>OH1</sub>	$V_{OH} = 2.0 \text{ V}$			-22	mA
Output Low Current	TOL1	V <sub>OL</sub> = 0.8 V	25			mA
Rise Time <sup>1</sup>	(\square t_fin)	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			2	ns
Fall Time <sup>1</sup>	t <sub>t1</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			2	ns
Duty Cycle <sup>1</sup>	$)d_{t1}$	V <sub>T</sub> = 1.5 V	45		55	%
Skew <sup>1</sup>	t <sub>sk1</sub>	V <sub>T</sub> = 1.5 V			500	ps
Jitter, Cycle-to-cycle	t <sub>jcyc-cyc2B</sub> 1	$V_T = 1.5 V$			250	ps
Jitter, One Sigma <sup>1</sup>	t <sub>j1s1</sub>	$V_T = 1.5 \text{ V}$			150	ps
Jitter, Absolute <sup>1</sup>	t <sub>jabs1</sub>	$V_T = 1.5 V$	-500		500	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



### **Electrical Characteristics - SDRAMT & C**

 $T_A = 0 - 70^{\circ}$  C;  $V_{DD} = 3.3$  V +/-5%,  $V_{DDL} = 2.5$  V +/-5%;  $C_L = 20$  pF (unless otherwise stated)

		- ,				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH2B}$	I <sub>OH</sub> = -12.0 mA	2		$\langle \rangle$ .	V
Output Low Voltage	$V_{OL2B}$	I <sub>OL</sub> = 12 mA			0.4	V
Output High Current	I <sub>OH2B</sub>	V <sub>OH</sub> = 1.7 V			-19	mA
Output Low Current	I <sub>OL2B</sub>	$V_{OL} = 0.7 \text{ V}$	19		~	mA
Rise Time	t <sub>r2B</sub> <sup>1</sup>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	1		1.6	ns
Fall Time	t <sub>f2B</sub> <sup>1</sup>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$			1.6	ns
Duty Cycle	d <sub>t2B</sub> <sup>1</sup>	$V_T = 1.25 \text{ V}$	47		53	%
Skew	t <sub>sk2B</sub> 1	$V_{T} = 1.25 \text{ V}$	\\		250	ps
Jitter, Cycle-to-cycle	t <sub>jcyc-cyc2B</sub> 1	V <sub>T</sub> = 1.25 V	>		250	ps
Jitter, One Sigma	t <sub>j1s2B</sub> 1	V <sub>T</sub> = 1.25 V			150	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

### **Electrical Characteristics - IOAPIC**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH4B</sub>	I <sub>OH</sub> = -12 mA	2			V
Output Low Voltage	$V_{OL4B}$	I <sub>OL</sub> = 12 mA	>		0.4	V
Output High Current	I <sub>OH4B</sub>	V <sub>OH</sub> = 1.7 V			-19	mA
Output Low Current	I <sub>OL4B</sub>	$V_{OL} = 0.7 \text{ V}$	19			mA
Rise Time <sup>1</sup>	$T_{r4B}$	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.0 V			2	ns
Fall Time <sup>1</sup>	T <sub>f4B</sub>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$			2	ns
Duty Cycle <sup>1</sup>	D <sub>t4B</sub>	V <sub>T</sub> = 1.25 V	45		55	%
Jitter, One Sigma <sup>1</sup>	) T <sub>j1s4B</sub>	V <sub>T</sub> = 1.25 V			0.5	ns
Jitter, Absolute <sup>1</sup>	T <sub>jabs4B</sub>	V <sub>T</sub> = 1.25 V	-1		1	ns

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# Electrical Characteristics - 24MHz, 48MHz, REF

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V +/-5\%}, V_{DDL} = 2.5 \text{ V +/-5\%}; C_L = 20 \text{ pF (unless otherwise stated)}$ 

		, 222				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH5</sub>	$I_{OH} = -16 \text{ mA}$	2.4		ファ	V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 9 \text{ mA}$		7//	0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH} = 2.0 V$	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		-22	mA
Output Low Current	I <sub>OL5</sub>	$V_{OL} = 0.8 \text{ V}$	16			mA
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			2	ns
Fall Time <sup>1</sup>	t <sub>f5</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			2	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	V <sub>T</sub> = 1.5 V	45		55	%
Jitter, One Sigma <sup>1</sup>	t <sub>j1s5</sub>	V <sub>T</sub> = 1,5 V			0.5	ns
Jitter, Absolute <sup>1</sup>	t <sub>jabs5</sub>	$V_T = 1.5 V$	-1		1	ns

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

# General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with  $I^2C$  programming. For more information, contact ICS for an  $I^2C$  programming application note.

### **How to Write:**

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0) through byte 6
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D2 <sub>(H)</sub>					
	ACK				
Dummy Command Code					
	ACK				
Dummy Byte Count					
	ACK				
Byte 0					
	ACK				
Byte 1					
	ACK				
Byte 2					
	ACK				
Byte 3					
	ACK				
Byte 4					
	ACK				
Byte 5					
	ACK				
Byte 6					
	ACK				
Byte 7					
	ACK				
Stop Bit					

#### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 7
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:				
Controller (Host)	ICS (Slave/Receiver)			
Start Bit				
Address				
D3 <sub>(H)</sub>				
	ACK			
	Byte Count			
ACK				
	Byte 0			
ACK				
	Byte 1			
ACK				
	Byte 2			
ACK	_			
1014	Byte 3			
ACK	But 4			
ACK	Byte 4			
ACK	Durán 5			
ACK	Byte 5			
ACK	Byte 6			
ACK	Dyle 0			
ACK	Byte 7			
Stop Bit	2,te i			

#### **Notes:**

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.

0664—07/29/02



# Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-174 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



6.10 mm. Body, 0.50 mm. Pitch TSSOP (240 mil) (20 mil)

(240 1111) (20 1111)						
	In Millimeters		In Inches			
SYMBOL	COMMON DIMENSIONS		COMMON DIMENSIONS			
	MIN	MAX	MIN	MAX		
Α		1.20		.047		
A1	0.05	0.15	.002	.006		
A2	0.80	1.05	.032	.041		
b	0.17	0.27	.007	.011		
С	0.09	0.20	.0035	.008		
D	SEE VARIATIONS		SEE VARIATIONS			
E	8.10 B	8.10 BASIC 0		0.319 BASIC		
E1	6.00	6.20	.236	.244		
е	0.50 BASIC		e 0.50 BASIC 0.020 BASI		BASIC	
L	0.45	0.75	.018	.030		
N	SEE VARIATIONS		SEE VAR	IATIONS		
α	0°	8°	0°	8°		
aaa		0.10		.004		

#### **VARIATIONS**


N	D m	ım.	D (inch)		
	MIN	MAX	MIN	MAX	
56	13.90	14.10	.547	.555	

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

# **Ordering Information**

ICS951702<u>y</u>G-T



0664--07/29/02