

ML2721 Low IF Digital Cordless Transceiver

GENERAL DESCRIPTION

The ML2721 can be used as a single chip digital cordless telephone transceiver or general purpose Frequency Shift Keying (FSK) radio transceiver. It is designed to work in the 902 to 928MHz ISM band under FCC Part 15 regulations. The device integrates all the frequency generation, receive and transmit functions for data rates up to 1.5Mbps. A complete radio only requires the addition of an antenna switch. Micro Linear's ML2751 is an integrated 100mW power amplifier and receive LNA with transmit/receive PIN diode drivers, and it can be used with the ML2721 for extended range capability.

The ML2721 contains a proprietary low IF receiver with all channel selectivity. An image reject mixer brings the 915MHz RF signal down to a low IF frequency of 1.024MHz. Then all IF filtering, IF gain, and demodulation is performed at 1.024MHz. This provides all the benefits of direct conversion to baseband and minimizes the need for RF filtering. Also, the ML2721 can operate with either a low cost LC filter or a SAW filter.

A single 1.83GHz synthesizer is used for both the receiver LO and the transmitter. The ML2721 transmitter modulates the VCO with filtered data, and a driver amplifier provides typically 0dBm at 915MHz. The VCO and PLL incorporate the resonator, the active devices, and the tuning circuitry for a completely integrated function. An internal post detection filter and data slicer are also included.

The ML2721 contains its own DC regulation which allows the IC to operate over a wide power supply voltage range. It also has a simple baseband interface for transmit power management, PLL control and detection, and RSSI (Receiver Signal Strength Indication).

FEATURES

- Single chip 900MHz Radio Transceiver
- Fully integrated filters for all IF, FM discriminator and data filtering
- Image reject mixer & proprietary Low IF architecture reduce the need for RF filtering
- Integrated 1.83GHz frequency synthesizer with internal VCO resonator
- TX/RX calibration for max power transmission
- Modulation compensation for improved sensitivity performance
- PLL Programmed via 3-wire interface
- DC regulation for 2.7V to 5.0V operation (IC performance is reduced from 2.7V to 3.2V)
- PLL lock detect output
- Analog Received Signal Strength Indication (RSSI) output to baseband IC
- Easily upgradable for extended range with ML2751

APPLICATIONS

- 900MHz DSSS cordless phones
- 900 to 930MHz radio transceivers with ranges from 10 feet to 1000 feet and data rates to 1.5Mbps
- Single IC 900MHz low power radio
- FCC Part 15 compliant radio links
- Portable computer/PDA
- TDD and TDMA radios

TABLE OF CONTENTS

General Description	1
Features	1
Applications	1
Simplified Block Diagrams	3
Block Diagram	4
Pin Configuration	5
Pin Descriptions	5
Functional Description	8
Introduction	8
Circuit Block Descriptions	8
Modes Of Operation	10
Overview	10
Receive Modes	10
Transmit Mode	12
Standby Mode	15
Test Mode	15
Control Interfaces	16
Register Information	17
Transmit and Receive Data Interfaces	22
Applications	23
Electrical Characteristics	24
Electrical Tables	24
Absolute Maximum Ratings	24
Operating Conditions	24
Physical Dimensions	28
Ordering Information	28


WARRANTY

Micro Linear makes no representations or warranties with respect to the accuracy, utility, or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, express or implied, by estoppel or otherwise, to any patents or other intellectual property rights is granted by this document. The circuits contained in this document are offered as possible applications only. Particular uses or applications may invalidate some of the specifications and/or product descriptions contained herein. The customer is urged to perform its own engineering review before deciding on a particular application. Micro Linear assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Micro Linear products including liability or warranties relating to merchantability, fitness for a particular purpose, or infringement of any intellectual property right. Micro Linear products are not designed for use in medical, life saving, or life sustaining applications.


© Micro Linear 2000. is a registered trademark of Micro Linear Corporation. All other trademarks are the property of their respective owners.

Products described herein may be covered by one or more of the following U.S. patents: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; 5,652,479; 5,661,427; 5,663,874; 5,672,959; 5,689,167; 5,714,897; 5,717,798; 5,742,151; 5,747,977; 5,754,012; 5,757,174; 5,767,653; 5,777,514; 5,793,168; 5,798,635; 5,804,950; 5,808,455; 5,811,999; 5,818,207; 5,818,669; 5,825,165; 5,825,223; 5,838,723; 5,844,378; 5,844,941. Japan: 2,598,946; 2,619,299; 2,704,176; 2,821,714. Other patents are pending.

SIMPLIFIED BLOCK DIAGRAMS




900MHz DSSS Cordless Phone Application



General Purpose FSK Radio

PIN CONFIGURATION



PIN DESCRIPTIONS

Pin #	Signal Name	I/O	Description
Power & Ground			
13	VCC ₂	I (analog)	DC Power Supply Input to the VCO voltage regulator
24	VCC ₅	I (analog)	DC power supply Input to Voltage Regulators and unregulated loads: 2.7 to 5.0V. VCC ₅ is the main (or master) analog VCC pin. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator
16	GND	I (analog)	DC ground for VCO and LO circuits
10	RVCC ₁	O (analog)	DC power supply decoupling point for the PLL dividers, phase detector, and charge pump. This pin is connected to the output of the regulator and to the PLL supplies. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator
14	RVCC ₃	O (analog)	DC power supply decoupling point for the VCO. Connected to the output of the VCO regulator. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator
22	RVCC ₄	O (analog)	DC power supply decoupling point for the LO Chain. Connected to the output of a regulator. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator
27	RVCC ₆	O (analog)	DC power supply decoupling point for Quadrature Mixer and IF filter circuits. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator

PIN DESCRIPTIONS (continued)

Pin #	Signal Name	I/O	Description
Power & Ground (Continued)			
29	RVCC ₇	O (analog)	DC power supply decoupling point for IF, Demodulator, and Data Slicer circuits. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator
25	GND	I (analog)	DC Ground to IF, Demodulator, and Data Slicer circuits
12	GND	I (analog)	Ground for the PLL dividers, phase detector, and charge pump
17	GND	I (analog)	Signal ground for RF small signal circuits. Pins 17, 18, and 19 should have short, direct connections to each other and additional connections to ground
18	GND	I (analog)	Ground return for the Receive RF input
19	GND	I (analog)	Signal ground for the Receive mixers
20	GND	I (analog)	DC and Signal ground for the Transmit RF Output buffer
31	VDD	I (analog)	DC power supply input to the interface logic and control registers. This supply is not internally connected to any other supply pin, but its voltage must be less than or equal to the VCC ₅ supply, and greater than 2.7V. There must be a capacitor to ground from this pin to decouple (bypass) noise and to stabilize the regulator
8	VSS	I (digital)	Ground for digital I/O circuits and control logic
Transmit/Receive			
21	RRFI	I (analog)	Receive RF Input. Nominal impedance at 902 to 928MHz is 50Ω, with a simple matching network required for optimum noise figure. This input is to the base of an NPN transistor and should be AC coupled
23	TRFO	O (analog)	Transmit RF Output. A broadband 50Ω output which sources 0dBm over the 902 to 928MHz range. This output is an emitter follower and should be AC coupled
Data			
30	DIN	I (CMOS)	Transmit Data input. Drives the transmit pulse shaping circuits. Serial digital data on this pin becomes FSK modulation on the Transmit RF output. Data timing is controlled by the logic timing on this pin. The modulation deviation is determined by internal circuits. This is a standard CMOS input referenced to VDD & VSS
32	DOUT	O (CMOS)	Serial digital output after demodulation, chip rate filtering and center data slicing. A CMOS level output (VSS to VDD) with controlled slew rates. A low drive output designed to drive a PCB trace and a CMOS logic input while generating minimal RFI. In digital test modes this pin becomes a test access port controlled by the serial control bus
Mode Control and Interface Lines			
1	XCEN	I (CMOS)	Enables the bandgap reference and voltage regulators when high. Consumes only leakage current in standby mode when low. This is a CMOS input, and the thresholds are referenced to VDD & VSS
2	RXON	I (CMOS)	Switches the transceiver between Transmit and Receive modes. Circuits are powered up and signal paths reconfigured according to the operating mode. This is a CMOS input, and the thresholds are referenced to VDD & VSS

PIN DESCRIPTIONS (continued)

Pin #	Signal Name	I/O	Description
Mode Control and Interface Lines (Continued)			
3	PLLEN	I (CMOS)	Enables the PLL at the beginning of a Transmit or Receive slot. Goes low before data is received or transmitted. RXON and PLLEN define four distinct operating modes. This is a CMOS input, and the thresholds are referenced to VDD & VSS
7	LD/TPQ	O (CMOS)	The Lock Detect output is an open drain output that goes low when the PLL is in frequency lock. In analog test modes this pin and the RSSI output become test access points controlled by the serial control bus
9	REF	I	Input for the 6.144MHz or 12.288MHz reference frequency. This is used as the reference frequency for the PLL, and as a calibration frequency for the on chip filters. This is a self-biased CMOS input that is designed to be driven either by a an AC coupled sine wave source (recommended coupling capacitor is 470pF) or by a standard CMOS output
11	QPO	O	Charge Pump Output of the phase detector. This is connected to the external PLL loop filter
15	VTUNE	I	VCO Tuning Voltage input from the PLL loop filter. This pin is very sensitive to noise coupling and leakage currents
26	VBG	O	Bandgap reference voltage. Decoupled to ground with a 220nF capacitor
28	RSSI/TPI	O	Buffered Analog RSSI output with a nominal sensitivity of 33mV/dB. An RF input signal range of -95 to -15dBm gives an RSSI voltage output of zero to 2.7V. In analog test modes this pin and the LD output become test access ports
Serial Bus Signals			
4	EN	I (CMOS)	Enable pin for the three wire serial control bus which sets the operating frequency and programmable options. The control registers are loaded on a low to high transition of the signal. Serial control bus data is ignored when it is high. This is a CMOS input, and the thresholds are referenced to VDD & VSS
5	DATA	I (CMOS)	Serial control bus data. 16 bit words which include programming data and the two bit address of a control register. This is a CMOS input, and the thresholds are referenced to VDD & VSS
6	CLK	I (CMOS)	Serial control bus data is clocked in on the rising edge when EN is low. This is a CMOS input, the thresholds are referenced to VDD & VSS

FUNCTIONAL DESCRIPTION

INTRODUCTION

The ML2721 enables the design and manufacture of low cost, high performance digital DSSS cordless telephone transceivers. It can also be used as a general purpose 900MHz transceiver. Integral to the ML2721 is a low IF receiver whose LO port is driven from an internal synthesizer. Included are image rejection IF filters, limiters, discriminator, data slicers, and baseband lowpass data filters. It also contains internal voltage regulators to protect critical circuits from power supply noise and transmit modulation circuits.

The ML2721 has an internal control interface that programs the synthesizer, the mode of operation, the external LNA and PA, and provides a convenient and flexible interface to various baseband processors. For power level monitoring an RSSI block is included.

The ML2721 is designed to transmit and receive 1.536Mchips signals in 2.048MHz spaced channels in the 902 to 928MHz ISM band. The 1.536Mchips rate with a 15 bit spreading code gives a 102.4kb/s data rate and provides a 10dB processing gain.

In the Receive mode the ML2721 is a single conversion low IF receiver. The IF frequency of 1.024MHz results in an image response in an adjacent channel. An image reject mixer gives sufficient rejection in this channel. All IF filtering and demodulation is performed using active filtering, centered at 1.024MHz. The demodulator is followed by a matched bit rate filter and a data slicer. The sliced data is provided to a baseband chip for de-spreading.

In the Transmit mode the ML2721 uses the Receive mode VCO and frequency division, with a driver amplifier providing typically 0dBm output to feed the power amplifier. The PLL frequency synthesizer loop is opened during the transmit slot, and the VCO is directly modulated by low-pass filtered circuits from the internal modulation filter.

The frequency generation circuits are an internal VCO at 1.83GHz, dividers, a phase comparator and a charge pump for a PLL frequency synthesizer. The VCO output is divided by two to produce accurate quadrature outputs at 915MHz. No external components are need for the VCO.

Other modes that are available include power down, and receive and transmit calibrate, which are discussed in further detail.

CIRCUIT BLOCK DESCRIPTIONS

PHASE LOCKED LOOP (PLL) AND VOLTAGE CONTROLLED OSCILLATOR (VCO)

The PLL synthesizes channel frequencies to a 512kHz resolution, which is more finely spaced than the 1.536MHz signal bandwidth. Non-overlapping channels are spaced by 2.048MHz where the IF filter and image reject mixer give a typical adjacent channel rejection of 25dB. There are twelve non-overlapping channels in the 902 to 928MHz ISM band. See Table 1.

Channel	Frequency in MHz
1	903.680
2	905.728
3	907.776
4	909.824
5	911.872
6	913.920
7	915.968
8	918.016
9	920.064
10	922.112
11	924.160
12	926.208

Table 1. Non-Overlapping Channel Frequencies

The LO PLL is programmed via a 3-wire serial control bus. Program words are clocked in on the DATA line (pin 5) by the CLK (pin 6), and loaded into the dividers or control circuits when EN (pin 4) is asserted. There is no check for error in the program words. Once loaded, register contents are preserved regardless of power conditions. The register status and operation is independent of the mode of operation of the PLL.

The reference signal from an external crystal oscillator at either 6.144MHz or 12.288MHz is fed to a programmable reference divider. The 1.024MHz reference divider output is fed to the LO phase frequency detector. The PLL prescaler input comes from the VCO at 1.83GHz, so the 1.024MHz comparison frequency gives 512kHz frequency resolution at 902 to 928MHz.

The output of the LO divider is fed to the LO phase/frequency detector and subsequently to the charge pump. The dividers and charge pump are disabled during the active slot to save power.

CIRCUIT BLOCK DESCRIPTIONS

LO VCO AND TRANSMIT DRIVER

The internal LO VCO operates at 1.8 to 1.86GHz, which is two times the LO frequency of 900 to 930MHz. The VCO output is divided by 2 to give accurately matched quadrature signals at 915MHz. In Receive mode the LO is offset from the wanted signal by +1.024MHz to produce the low IF. This 1.024MHz shift is produced by automatically adding an offset of +2 counts to the PLL divider programming.

In Transmit mode the LO is frequency modulated by the transmitted data, using a modulation port of the VCO. The VCO output is divided by 2 and a driver amplifier typically develops 0dBm at 900 to 930MHz to directly drive an ML2751 power amplifier.

TRANSMIT DATA FILTER AND MODULATION DRIVER

Logic level NRZ signals at DIN are scaled and filtered by a 5th-order lowpass filter. The lowpass filter is tuned to give a 1.35MHz 3dB point to pass the 1.536Mchips transmit data. The filter data is then fed to the internal modulation port of the LO tank circuit.

In the transmit closed loop mode the modulation port is held at its midpoint so that the synthesizer locks to the center channel frequency. In the transmit open loop mode the VCO is modulated by Gaussian filtered data via the VCO modulation port. The modulation driver contains scaling circuitry to control the FM deviation over the entire VCO tuning range. This circuit is inactive in the receive mode.

RECEIVE MIXERS AND IF CHAIN

The Receive RF quadrature mixers down-convert the signal to the 1.024MHz receiver IF. The input of the mixer is single-ended and matched to 50Ω by a series inductor. This gives a good terminating impedance for the preceding RF filter. The quadrature outputs of the down converter feed the IF filter. The quadrature mixer and IF filter together achieve a typical image rejection of 35dB.

A quadrature combiner for the image reject mixer and a 12th-order Gaussian bandpass filter make up the active IF filters. The active filters provide an accurate Gaussian characteristic with a 1.408MHz, 3dB bandwidth which improves both sensitivity and adjacent channel rejection.

The IF amplifiers provide the bulk of the receiver's gain. An RSSI signal is generated by using the outputs of the IF amplifiers. The RSSI signal is conditioned and sent to the baseband controller. A frequency-to-voltage converter provides highly linear FM demodulation with good data recovery from the low IF.

DATA FILTER AND DATA SLICER

The FM demodulator is followed by a Gaussian lowpass filter whose 768kHz cutoff frequency is matched to the transmitted 1.536Mchip/s waveform. This Gaussian filter is implemented with similar circuits to the IF filter, and is shared with the Transmit modulation path. The filter output can be AC coupled to the slicer because the spreading code is almost DC balanced. The data slicer signal is output to the baseband processor for timing recovery and decoding.

POWER SUPPLY

The ML2721 uses multiple voltage regulators to protect sensitive internal circuits from power supply noise. Separate regulators supply the PLL dividers, RF circuits and IF circuits. Each of these regulators takes its power from VCC₅, and supplies power internally to its respective RVCC_n pin. External capacitors are required at each RVCC_n pin to decouple the outputs of the internal regulators. The VCO regulator takes its power from the VCC₂ pin which is normally connected to the RVCC₆ pin. An external decoupling capacitor is also used on the internal bandgap voltage reference to improve the noise performance of the regulators.

These regulators are effective at supply voltages from 3.0V to 5.0V. As the VCC₅ supply voltage drops below 3.0V chip performance gradually degrades, but the ML2721 transceiver will maintain the link as long as the supply voltage is greater than 2.7V.

MODES OF OPERATION

OVERVIEW

- STANDBY: All circuits powered down, except the control interface (Static CMOS)
- RXCAL: Receive Calibration. PLL lock up time and IF filter alignment, prior to RECEIVE
- RECEIVE: Receiver circuits active
- TXCAL: Transmit Calibration. PLL lock up time prior to TRANSMIT
- TRANSMIT: PLL open loop, modulated RF output available from IC

The four operational modes are RXCAL, RECEIVE, TXCAL and TRANSMIT. They are set by the RXON (pin 2) and PLEN (pin 3) control pins. XCEN (pin 1) is the chip enable/disable pin and can be set for standby operation. The relationship between the parallel control lines and the mode of operation of the IC is given in Table 2.

PARALLEL MODE CONTROL

XCEN	RXON	PLEN	Mode
0	X	X	STANDBY
1	1	1	RXCAL
1	1	0	RECEIVE
1	0	1	TXCAL
1	0	0	TRANSMIT

Table 2. Mode Selection

The ML2721 is intended for use in TDD and TDMA radios in battery powered equipment. To minimize power consumption it is designed to switch rapidly from a low power mode (STANDBY) to receive or transmit. The ML2721 can also make a quick transition from receive to transmit for TDD operation. Prior to transmitting or receiving time should be allowed for the PLL to lock up, and in the case of receive, for the IF filters to be aligned. The ML2721 operates as a TDD radio on one RF frequency (transmit or receive). The VCO frequency changes between receive and transmit functions because of the IF frequency. This VCO frequency step is automatically performed.

RECEIVE MODES

RXCAL AND RECEIVE

In RECEIVE mode, the received signal at 900MHz is down converted, bandpass filtered (IF filter), fed to the frequency-to-voltage converter and low-pass filtered. The output of the low-pass filter is fed to the data slicer which outputs NRZ digital data. An RSSI voltage output indicates the signal level at the output of the IF filter.

Prior to receive mode the ML2721 should be switched to RXCAL mode. This is to allow the IF filters to be aligned and for the PLL to switch frequency and settle to the required frequency for receiving. Filter alignment, using the Reference Frequency input signal REF, in the RXCAL mode sets:

- Discriminator center frequency
- IF filter center frequency and bandwidth
- Receiver data low pass filter bandwidth
- Transmit data low pass filter bandwidth

In receive mode the programmed center frequency sets the RF channel that will be received. This means the PLL center frequency is the programmed RF center frequency plus the IF frequency. The frequency offset required for the low frequency IF in the RXCAL mode is automatically calculated and performed.

RECEIVER CIRCUIT OPERATION

The ML2721 receive chain is a low IF receiver using advanced integrated radio techniques to eliminate external IF filters and minimize external RF filter requirements. No external support circuitry is required other than supply decoupling and input matching. The precise filtering and demodulation circuits give improved performance over conventional radio designs using external filters. See Figure 1.




Figure 1. Receiver Block Diagram

MODES OF OPERATION (CONTINUED)




Figure 2. Dual Modulus Signal Divider

The signal flow in RECEIVE mode is from the RF input, through an image reject mixer, IF filter, hard limiter, Frequency to Voltage converter, data filter and data slicer. The ML2721 uses a single conversion super heterodyne receiver with a nominal IF of 1.024 MHz. An AGC subsystem extends the dynamic range of the receiver. The IF frequency and filter bandwidths are given in Table 3.

Reference Division Ratio	6	12
Parameter	RD0 = 0	RD0 = 1
IF filter center frequency	REF/6	REF/12
IF filter bandwidth	REF/4.4	REF/8.8
Receive data filter	REF/8	REF/16
F to V converter center frequency	REF/6	REF/12

Table 3. Filter Parameters to Division Ratio

Major features of the receiver are:

- High dynamic range mixers with 10dB noise figure, -15dBm IP3, 35dB image rejection (typical)
- 6-pole bandpass IF filter, with accurate Gaussian to 12dB response
- Center frequency 1.024MHz, Bandwidth 1.408 MHz (nominal)
- Limiting IF amplifiers with >80dB gain, and excellent AM rejection
- AGC to extend the dynamic range of the integrated filters & RSSI
- Logarithmic RSSI output from Limiter; AGC state is information added to give 80dB range
- FM demodulation by a linear F-to-V converter
- 5-pole low-pass data filter with an accurate Gaussian response and 3dB cutoff at 768kHz (nominal)
- 2 level data slicer with DC offset removal

The output of the receiver is quantized in amplitude (to 1 bit) but there is no internal timing recovery. Timing recovery is performed in the external baseband circuits.

FILTER ALIGNMENT

In RXCAL mode the receiver is not functional. Instead, the ML2721 filter alignment function tunes all the internal filters using the reference frequency from the REF pin. See Figure 2.

The IF filter, data filters, and the F-to-V converter all have their frequency responses governed by RC time constants. Every capacitor that affects the frequency response includes a binary weighted capacitor array controlled by a 7 bit tuning bus. In RXCAL mode a reference tone at the IF center frequency is routed to the F-to-V converter. A digital tracking loop then adjusts the tuning word until there is mid-rail output from the F-to-V converter. This tracking loop may take up to 300µs to tune the filter when XCEN is asserted, but the tracking loop will continue to make small adjustments whenever the ML2721 is in RXCAL mode. Because all the filters in the chip are tuned in this manner, centering the F-to-V converter sets up the correct center frequencies and bandwidths for all the filters.

The ML2721 must be placed in RXCAL mode for 300µs whenever XCEN is asserted to give time for the filters to align completely.

Data Slicer

The data slicer is a comparator that is AC coupled to the receive data filter output. The output is logic high or logic low. This circuit is designed to rapidly acquire valid data at the beginning of a received packet of data. The nominal time constant for the AC coupling is 9µs. This limits the maximum recommended run length to four ones or zeroes at 1.3Mbps. Longer run lengths require the use of a more complex external data slicer circuit.

Data Output Drive

The ML2721 D_{OUT} pin is designed to drive a PCB trace and a single logic input with controlled slew rates. Buffer the output when driving any logic load greater than 5pF (i.e., more than an x10 oscilloscope probe or a single CMOS logic input pin).

OVERVIEW (continued)

TRANSMIT MODE

TXCAL AND TRANSMIT

In TRANSMIT mode, the VCO is directly modulated with filtered FSK transmit data. The PLL is disabled or open, with the charge pump output tri-stated. This stops the PLL from contending with the applied modulation. The digital transmit data input is generated by external baseband circuits. This input signal is level shifted and filtered by the transmit modulation filter prior to modulating the VCO frequency. Due to the low leakage current of the charge pump and tank circuit the ML2721 can be in TRANSMIT mode for slot lengths of up to 10ms.

During RXCAL mode the transmit modulation data filter is automatically tuned to remove the need for production alignment. When the ML2721 is powered up (V_{DD} first applied) the tuning information is reset to mid-range. The filter alignment mode should be used after power up or XCEN enabled, and prior to transmission. This ensures the modulation filters are aligned to prevent unwanted spurious emissions.

Prior to transmitting the PLL must tune to the intended RF center frequency of the transmission. This occurs in TXCAL mode. The Transmit modulation is disabled and any input on the D_{IN} pin is ignored. The transmit output buffer is enabled during TXCAL mode. To prevent spurious emissions due to the PLL locking, any external RXON switch or PA should be disabled during TXCAL mode.




Figure 3. Transmitter Block Diagram

Transmitter Circuit Operation

The ML2721 transmitter is a 2-FSK transmitter using a directly modulated open loop VCO. See Figure 3. This type of transmitter is simple, low power, and well suited to a time-slotted system. The transmitter uses the stored VCO tuning voltage on the PLL loop filter to set the VCO frequency for the duration of the transmit slot. The modulation is introduced through a second VCO tuning port. This modulation port has a much lower tuning sensitivity than the main tuning port in order to produce the $\pm 550\text{kHz}$ FSK deviation. Compensation circuits stabilize the modulation deviation over the VCO tuning range, and internal logic manages the correct transition from TXCAL to TRANSMIT mode. The ML2721 design supports transmit slot lengths up to 10ms, and the time required to set up the transmitter for a new slot (TXCAL mode) is $70\mu\text{s}$.

The operating cycle of the transmitter starts with TXCAL mode. See Figure 4. The data filter input is zeroed and the PLL locks the VCO frequency to the desired RF channel center frequency. A CW signal at the selected RF channel frequency comes out of the Transmit RF output. When the PLEN control line is de-asserted the transmitter starts its transition to TRANSMIT mode. The PLL charge pump is disabled, leaving the PLL loop filter to hold the correct tuning voltage for this channel. The data formatter injects an NRZ bipolar data waveform into the Transmit data filter. The Transmit data filter band-limits this waveform, and feeds it to the modulation compensation circuits. These scale the modulation voltage (depending on the VCO tuning voltage) and drive the VCO tuning port with




Figure 4. Transmitter Operating Cycle

OVERVIEW (continued)

the scaled, filtered modulation. The voltage on the modulation port swings above and below its central value to produce 2-FSK modulation on the VCO. The modulation filtering is sufficient to meet the FCC occupied bandwidth and out-of-band emissions requirements, and does not introduce significant ISI (Inter Symbol Interference).

The Transmit modulation filter is a 5th order all-pole filter, designed for minimum differential group delay and good stop band attenuation at greater than 2MHz. The 3dB

Parameter	Divide by 6 (RD0 = 0)	Divide by 12 (RD0 = 1)
Transmit data filter nominal 3dB bandwidth	REF/4.4	REF/8.8

Table 4. Bandwidth as a Function of Divider Ratio

bandwidth of the filter is slaved to the reference frequency. See Table 4.




Figure 5. Transmitter Eye Diagram

Figure 5 shows an eye diagram recovered from the Transmit RF output of the transceiver with a data stream of 1.5Mb/s.

Transmitter Lockout (Low Voltage)

The ML2721 transmitter features a low voltage lockout circuit to meet FCC spurious emissions requirements. If the supply voltage drops below 2.5V the VCO frequency

may be disturbed, and the radio could transmit on an out-of-band signal. To prevent this a comparator monitors the supply voltage and trips a transmitter shutdown latch if the supply voltage drops below 2.6V. This disables the transmitter output buffer. The latch is reset by the next rising edge of RXON so that the radio cannot transmit




Figure 6. Transmitter Low Voltage Lockout Sequence

until the next complete transmitter cycle. See Figure 6. If the ML2721 is DC powered on with RXON enabled the transmitter buffer will be latched off. This helps prevent unwanted emissions.

Programming the ML2721 integrated PLL.

For ease of use, the ML2721 PLL is programmed to the set RF center frequency of operation of the radio. See Figure 7. The RF output center frequency is half the VCO frequency during transmission. The VCO is automatically offset by twice the IF, to give the correct receive LO frequency, during reception. This guarantees the baseband




Figure 7. Phase Locked Loop in Transmit Mode

MODE OF OPERATION (CONTINUED)

circuits do not reprogram the PLL for every receive or transmit packet. The PLL divide register should be programmed with a binary integer which represents the desired RF channel frequency divided by 0.512 MHz (when using a 6.144 or 12.288MHz reference frequency).

When in TRANSMIT mode the PLL is disabled and the loop opened to allow modulation of the VCO. The VCO runs at twice the channel frequency, and the Transmit RF output is taken from one output of the quadrature divider. The PLL locks during TXCAL mode.

The frequency plan for the PLL and VCO transmit is given in Table 5.

When in RECEIVE mode the PLL is disabled to conserve power and prevent PLL divider noise from desensitizing the receiver. See Figure 8. The PLL frequency is set to give a LO frequency equal to the desired RF channel frequency plus the IF frequency. The VCO signal is divided by two to provide the quadrature LO for the image reject down convert mixer. The PLL locks during RXCAL mode.




Figure 8. Phase Locked Loop in Receive Mode

Parameter	Value Formula	Definitions
RF channel frequency register	N	1024 ≤ N ≤ 4093 for the complete divider range. 1762 ≤ N ≤ 1812 for the 902 to 928MHz ISM band.
Transmit RF output frequency	N × (FCOMP/2)	Guaranteed to cover the range from 900 to 930MHz
PLL division ratio	N	The frequency division between the VCO and the phase comparator
VCO frequency	N × FCOMP	Range is 1.80 to 1.86GHz
PLL comparison frequency	FCOMP (~1MHz)	Rate of charge pump pulses at charge pump output (QPO). REF input frequency divided by 6 or 12.
Frequency resolution	FCOMP/2	At Transmit RF output

Table 5. Transmit Mode Frequency Relationships

Parameter	Value/Formula	Definitions
RF channel frequency register	N	1024 ≤ N ≤ 4093 for the complete divider range 1762 ≤ N ≤ 1812 for the 902 to 928MHz ISM band
Channel frequency	N × (FCOMP/2)	Guaranteed to cover the range from 900 to 930MHz
LO frequency	(N + 2) × (FCOMP/2)	At the LO ports of the receiver mixer
IF frequency	~1.0MHz	Difference between LO frequency and channel frequency
PLL division ratio	N + 2	The frequency division between the VCO and the phase comparator
VCO frequency	(N + 2) × FCOMP	Range is 1.80 to 1.86GHz
PLL comparison frequency	FCOMP (~1.0MHz)	Rate of charge pump pulses at charge pump output (QPO) FREF input frequency divided by 6 or 12
Frequency resolution	FCOMP/2	At Transmit RF output

Table 6. Receive Mode Frequency Relationships

MODE OF OPERATION (CONTINUED)

The ~1MHz frequency shift is achieved by internally adding an offset of +2 counts to the PLL divider register value. The relationship between the LO frequency, the programmed RF channel frequency, and the reference frequency in RECEIVE mode is given in Table 6.

VCO OPEN AND CLOSED LOOP OPERATION

Normally the PLL is only operational in RXCAL and TXCAL modes, when a closed loop PLL is formed. The PLL is a conventional single loop integer division PLL. The phase comparator has a charge pump output so that an external passive loop filter can be used. The PLL dividers support integer main divider ratios between 1024 and 4095, and reference divider ratios of 6 and 12.

In RECEIVE and TRANSMIT modes the PLL loop is opened and the stored VCO tuning voltage (on the loop filter) maintains the VCO at the desired frequency. In open loop modes the PLL charge pump is shut off and the PLL circuits are shut down to save power. Interlock logic manages the start up and shut down of the PLL to ensure that the VCO frequency is not disturbed in the transition between modes. If better frequency stability is required the RXCL bit in the PLL configuration register allows the PLL to remain in the closed loop mode during RECEIVE mode. The PLL loop must be opened in TRANSMIT mode, as the PLL would otherwise attempt to remove the FM transmit modulation.

PLL LOOP FILTER DESIGN

The PLL loop filter performs a dual function. In the closed loop modes (RXCAL and TXCAL) it acts as a second order loop filter, and in the open loop modes (TRANSMIT, RECEIVE without RXCL) it holds the VCO tuning voltage for the duration of the data slot. The correct loop filter component values are a function of the desired closed loop bandwidth, loop response damping factor charge pump current, VCO tuning sensitivity and PLL division ratio. The charge pump current, VCO tuning sensitivity, and division ratio range are fixed by the on chip circuits, so the only independent variables are the PLL's closed loop bandwidth and damping factor.

The recommended values of 47nF, 360Ω and 3.3nF give a 50kHz closed loop bandwidth and a damping factor of 0.8 for robust closed loop operation. (18nF, 430Ω and 1.8nF reduce the damping factor to 0.72; 33nF, 390Ω and 470pF set the damping factor at 0.9). Plastic film capacitors are used on the application circuit because of their excellent

dielectric absorption and low leakage current. Ceramic capacitors can be used, but care should be taken with applications where there is significant thermal or mechanical shock.

STANDBY MODE

In STANDBY the ML2721 transceiver is powered down. The only active circuits are the control interfaces, which are static CMOS to minimize power consumption. The serial control interface (& control registers) remain powered up and will accept and retain programming data as long as the digital supply is present. The ML2721 serial control registers should be loaded with control and configuration data before any active mode is selected. The filter alignment registers are reset at power up.

TEST MODE

Special test access circuitry is needed for IC production test and radio debugging because of the RF to digital functionality of the ML2721. Two analogue test outputs (RXTPI and RXTPO) are multiplexed with the RSSI and lock detect (LD) output pins, and digital test outputs are multiplexed onto the received data output pin (DOUT). The test multiplexers are controlled by a test register accessed over the serial control bus.

CONTROL INTERFACES

There are two control interfaces:

Parallel mode control. Controlling the mode of operation of the ML2721. Refer to the Operational Modes section for details.

Serial Interface. Programming the PLL signal and reference dividers, internal test modes, and filter alignment.

Other signal interfaces to the IC are:

- Receiver data output
- Transmit modulation data input
- PLL lock detect output, to indicate when the on chip PLL is in frequency lock
- Receive RF input, the input to the receiver circuits
- Transmit RF output, the output for the modulated RF signal
- Received signal strength output: RSSI indicates the power of the received signal
- Reference frequency input for PLL dividers

Bit Allocations

Data words are entered beginning with the MSB. The word is divided into a leading 14-bit data field and a 2-bit address field. When the address field has been decoded the destination register is loaded on the rising edge of EN. Providing less than 16 bits of data will result in unpredictable behavior when EN goes high.

Parallel Interface

The chip is enabled by the XCEN (Transceiver enable) signal. The operating mode is set by the two control lines TX/RX (Transmit/Receive Mode) and PLEN (PLL enable), and the 3 wire serial data bus. The logic for XCEN, RXON and PLEN is given in Table 7.

XCEN	RXON	PLEN	Mode Name	Chip Mode
0	X	X	Off	Off
1	0	1	TXCAL	Transmit synthesizer closed loop
1	0	0	TX	Transmit synthesizer open loop and modulated
1	1	1	RXCAL	Receive synthesizer closed loop and filter align
1	1	0	RX	Receive on

Table 7. Control Logic

CONTROL INTERFACES AND REGISTER DESCRIPTION (continued)


REGISTER INFORMATION

A unidirectional three wire serial bus is used to set the ML2721's transceiver parameters and to program the PLL circuits. Programming is performed by entering 16-bit words into the ML2721 serial interface. Four 16-bit registers are partitioned such that 14 bits are dedicated for data to program the operation and 2 bits are used for register addressing. Only three of the registers should be used in normal operation. The purpose of each of the registers is:


- Register 0: PLL configuration;
- Register 1: PLL tuning data;
- Register 2: Internal test access;
- Register 3: Reserved for production test only.

Table 8 shows a register map. Table 9 provides a detailed diagram of the register organization: Table 9a and 9b outline the PLL configuration and channel frequency registers, and Table 9c displays the filter tuning and test mode register.


Register 0: PLL Configuration Register




Register 1: RF Channel Frequency Register



Register 2: Filter Tuning Select and Text Mode Access Register



Register 3: Production Register (not for customer use)



Note: DB=Data Bit, ADR=Address Bit, Res.=Reserved.

Table 8. Register Organization

CONTROL INTERFACES AND REGISTER DESCRIPTION (continued)

Data Bit	Name	Description	Use
B15 (MSB) / DB13	Reserved		Set All Bits to 0 (zero)
B14 / DB12	Reserved		
B13 / DB11	Reserved		
B12 / DB10	Reserved		
B11 / DB9	Reserved		
B10 / DB8	Reserved		
B9 / DB7	Reserved		
B8 / DB6	Reserved		
B7 / DB5	Reserved		
B6 / DB4	Reserved		
B5 / DB3	LOL	PLL Frequency Shift	0: LO shift is 0Hz for Transmit, 1.024MHz for Receive. 1: LO shift is 1.024MHz for Transmit, 0Hz for Receive.
B4 / DB2	RXCL	PLL Mode in Normal Receive Operation	0: PLL open loop during Receive. 1: PLL closed loop during Receive.
B3 / DB1	RD0	Reference Frequency Select	0: 6.144MHz nominal reference frequency. 1: 12.288MHz nominal reference frequency.
B2 / DB0	QPP	PLL Charge Pump Polarity	0: Freq. sig. > freq. ref.; Charge pump sinks current. 1: Freq. sig. < freq. ref.; Charge pump sources current.
B1 / ADB1	ADR1		ADR1 = 0
B0 (LSB) / ADB0	ADR0		ADR0 = 0

Table 9A. Register 0 — PLL Configuration Register

Data Bit	Name	Description	Use
B15 (MSB) / DB13	Reserved		Set all bits to 0 (zero)
B14 / DB12	Reserved		
B13 / DB11	CHQ11	PLL frequency shift Channel frequency select bits Reference frequency shift	Divide ratio = $f_c/0.512$ 0: Freq. sig. > freq. ref.; Charge pump sinks
B12 / DB10	CHQ10		
B11 / DB9	CHQ9		
B10 / DB8	CHQ8		
B9 / DB7	CHQ7		
B8 / DB6	CHQ6		
B7 / DB5	CHQ5		
B6 / DB4	CHQ4		
B5 / DB3	CHQ3		
B4 / DB2	CHQ2		
B3 / DB1	CHQ1		
B2 / DB0	CHQ0		
B1 / ADR1	ADR1	MSB address bit	ADR1 = 0
B0 (LSB) / ADR0	ADR0	LSB address bit	ADR0 = 1

Table 9B. Register 1 — Channel Frequency Register

CONTROL INTERFACES AND REGISTER DESCRIPTION (continued)

Data Bit	Name	Description	Use
B15 (MSB) / DB13	TMODE	Tune filter Select Bit	Set TMODE to 0 for Normal Operation
B14 / DB12	Reserved		Set All Bits to 0 (zero)
B13 / DB11	Reserved		
B12 / DB10	Reserved		
B11 / DB9	Reserved		
B10 / DB8	Reserved		
B9 / DB7	Reserved		
B8 / DB6	Reserved		
B7 / DB5	DTM2	Digital Test Control Bits	See Table 13
B6 / DB4	DTM1		
B5 / DB3	DTM0		
B4 / DB2	ATM2	Analog Test Control Bits	See Table 12
B3 / DB1	ATM1		
B2 / DB0	ATM0		
B1 / ADB1	ADR1	MSB Address Bit	ADR1 = 1
B0 (LSB) / ADB0	ADR0	LSB Address Bit	ADR0 = 0

Table 9C. Register 2 — Filter Tuning Select and Test Mode Register

Serial Interface

Data and clock signals are ignored when EN is high. When EN is low data on the DATA pin is clocked into a shift register by rising edges on the CLK pin. The information is latched when EN goes high. This serial interface bus is similar to that commonly found on PLL devices. It can be efficiently programmed by either byte or 16-bit word oriented serial bus hardware. The data latches are implemented in static CMOS and use minimal power when the bus is inactive. Figure 9 and Table 10 provide timing and register programming illustrations.

Symbol	Parameter	Time (ns)
t_R	Clock input rise time	15
t_F		15
t_{CK}		>50
t_W	Minimum pulse width	2000
t_D		>15
t_{SE}		>15
t_S		>15
t_H	Data-to-clock hold time	>15

Table 10. 3-Wire Bus Timing Characteristics




Figure 9. Serial Bus Timing for Address and Data Programming

CONTROL INTERFACES AND REGISTER DESCRIPTION (continued)

Power On State

All the registers are cleared when voltage is applied to VDD (pin 31). The PLL divide ratio (See Table 11) and PLL configuration registers should be programmed before XCEN is asserted for the first time. The divide ratio is calculated as $f_c/0.512$ where f_c is the channel frequency in MHz.

$$\text{Divide Ratio} = \frac{f_c}{0.512}$$

A 1.024MHz offset is automatically added in the Receive mode.

B15, B14	B13 to B2	B1	B0
n.a.	PLL divide ratio	0	1

Table 11. Main Divider

CONTROL REGISTER BIT DESCRIPTIONS

ADR<1:0>, All 4 Registers

Address bits for all registers. The ADR<1:0> bits are the LSB of each register. Each register is divided into data field and address field. The data field is the leading field, while the last two bits clocked into the register are always the address field. The address field is decoded and the addressed destination register loaded when EN goes high. The last 16 bits clocked into the serial bus will be loaded into the register. Clocking in less than 16-bits will result in potentially incorrect entry into the register.

ATM<2:0>, Register #2 Only

Analog test control bits. The test mode selected is described in Table 12. The performance of the ML2721 is not guaranteed in these test modes. Although primarily intended for IC test and debug, they can also help in debugging the radio system. The default (power up) state of these bits is ATM<2:0> = <0,0,0>. When a non-zero

ATM2	ATM1	ATM0	TPI	TPQ
0	0	0	RSSI	LD (PLL lock detect)
0	0	1	No Connect	
0	1	0	IF filter output (Receive mode)	
0	1	1	Q buffered mixer output (Receive mode)	
1	0	0	IF buffered mixer output (Receive mode)	
1	0	1	Data filter output (all modes)	
1	1	0	IF limiter outputs (Receive mode)	
1	1	1	1.67V Ref.	VCO mod. portinput

Table 12. Analog Test Control Bits

value is written to the field, the RSSI and LD pins become analog test access ports giving access to the outputs of key signal processing stages in the transceiver. During normal operation the ATM field should be set to zero.

DTM <2:0>, Register #2 Only

Digital test control bits. The DTM<2:0> bits function is described in Table 13. The performance of the ML2721 is not guaranteed in these test modes. Although primarily intended for IC test and debug, they can also help in debugging the radio system. The default (power up) state of these bits is DTM<2:0> = <0,0,0>. When a non-zero value is written to these fields the DOUT pin becomes a digital test access port for key digital signals in the transceiver. During normal operation the DTM field should be set to zero.

DTM2	DTM1	DTM0	DOUT
0	0	0	Demodulated data
0	0	1	Receiver AGC state
0	1	0	PLL main divider output
0	1	1	PLL reference divider output

Table 13. Digital Test Control Bits

CHQ <11:0>, Register #1 Only

Channel frequency selection bits. These bits set the channel frequency for the transceiver. With a 6.144MHz or 12.288MHz input to the REF pin the channel frequency value is calculated by dividing the CHQ value by 0.512. A 1.024MHz offset is automatically added in the receiver mode to accommodate the IF frequency. The recommended operating range value of the CHQ is from 1,024 (400_{hex}) to 4,094 (FFE_{hex}). These bits should be programmed to a valid channel frequency before XCEN is asserted.

LOL Register #0 Only

PLL frequency shift bit. LO shift for transmit and receive. For normal operations, it is recommended that LOL = 0. See Table 14.

LOL	LO Shift for Transmit	LO Shift for Receive
0	0	+1.024MHz
1	+1.024MHz	0

Table 14. PLL Frequency Shift

CONTROL INTERFACES AND REGISTER DESCRIPTION (continued)

RES (Reserved) All 4 Registers

These bits are reserved. Clear these bits to 0 (zero) for normal operation. When power is reset all of the registers' data fields are cleared to 0 (zero).

RD0 Register #0 Only

Reference Divide Bit Zero. This bit sets the reference division of the PLL to either 6 or 12. See Table 15.

LOL	LO Shift for Transmit	LO Shift for Receive
0	0	+1.024MHz
1	+1.024MHz	0

Table 15. Reference Frequency Select

RXCL Register #0 Only

Receive Closed Loop Bit. This bit is used in Receive mode to put the PLL into either open loop or closed loop. See Table 16.

RXCL	Receive PLL Mode
0	PLL open loop
1	PLL closed loop

Table 16. PLL Mode in Normal Receive Operation

TMODE Register #2 Only

This bit is used to activate the automatic filter alignment circuitry. For normal operations this bit must be cleared to 0 (zero).

QPP Register #0 Only

This bit sets the charge pump polarity to sink or source current. For a majority of applications this bit is cleared (QPP = 0). For applications where an external amplifier is in the loop filter the bit is set to 1 to change the charge pump polarity. See Table 17.

QPP	PLL Charge Pump Polarity
0	Frequency signal > frequency reference. Charge pump sinks current.
1	Frequency signal > frequency reference. Charge pump sources current.

Table 17. PLL Charge Pump Polarity

REGISTER CONFIGURATIONS AT POWER UP (DEFAULT)

All register values are cleared to 0 (zero). Power up is defined as occurring when VDD≥2.0V.

The register default values are valid 1ns after power up.

CONTROL INTERFACE (CONTINUED)

TRANSMIT AND RECEIVE DATA INTERFACES

The DIN and DOUT pins are CMOS logic level for serial data that correspond to FSK modulation on the radio channel. The ML2721 is designed to operate as an FSK transceiver in the 902 to 928MHz ISM band. The chip rate, bit rate and spreading code are determined in the baseband processor, and the FM deviation and transmit filtering are determined in the transceiver.

DIN provides data to the Transmit data filter, which band limits the transmitted chips before they are FM modulated. There is no re-timing of the chips, so the transmitted FSK chips take their timing from the DIN pin. In the Receive chain FM demodulation, data filtering, and data slicing take place in the ML2721 receiver, with chip, bit and word rate timing recovery performed in the baseband processor.

RSSI, LD, AND REF

There are three other interface pins between the ML2721 transceiver and the baseband IC: the RSSI, LD and REF pins.

REF is the master reference frequency for the transceiver. It supplies the frequency reference for the RF channel frequency and the filter tuning. The REF pin is a CMOS input with internal biasing resistors. It can be AC coupled through a 470pF coupling capacitor to a sine wave source of between 0.5 and 3.0V peak-to-peak. The REF input can also be driven by a CMOS logic output. The PLL comparison and the IF filter center frequency are both equal to the REF input frequency divided by either 6 or 12, depending on the setting of the RDIV bit in the PLL configuration control word. The IF filter and data filter bandwidths track the IF filter center frequency.

The Received Signal Strength Indicator (RSSI) pin supplies a voltage indicating the amplitude of the received RF signal. It is normally connected to the input of a low speed ADC on an external baseband IC, and is used during channel scanning to detect clear channels on which the radio may transmit. The RSSI voltage is proportional to the logarithm of the received power level. A voltage of 0V to 2.7V corresponds to an RF input power of -95 to -15dBm with a nominal slope of 33mV/dB.

The Lock Detect (LD) pin is an open drain output that pulses low when the PLL is in frequency lock. It is provided to indicate to an external baseband processor that the ML2721 PLL is failing to lock to the reference frequency. This output is latched on the falling edge of PLEN. The baseband processor can sample LD after de-asserting PLEN.

In analog test modes the RSSI and LD pins become analog test access ports (TPI and TPQ, respectively) that allow the user to observe internal signals in the ML2721.

RF INTERFACES

The RRFI receive input pin and the TRFO transmit output pin are the only RF I/O pins and provide approximately 50Ω impedance. The RRFI pin requires a simple input matching network for best input noise figure, and the TRFO pin is matched to 50Ω by an AC coupling capacitor. The application circuit shows recommended matching circuit values for the Micro Linear demonstration PCB, but different values will be needed for other PCB layouts. The associated RF input and output ground pins must have direct connections to an RF ground plane, and the RF block supply pins must be well decoupled from the RF ground pins.

APPLICATIONS

The ML2721 operates in the 902 to 928MHz ISM band under FCC Part 15, section 247 or section 249. For Cordless telephone applications under part FCC 15 section 247 the ML2721 and its companion part (ML2751 or ML2752) are used as a Direct Sequence Spread Spectrum (DSSS) transceiver with chip rates up to 1.6Mchips/s. The ML2721 is used alone for short range high data rate applications under FCC Part 15 section 249.

DSSS CORDLESS TELEPHONE

The ML2721 requires a suitable digital baseband processor to operate in this mode. The baseband processor spreads the digital data (at up to 150kbytes/s) using an 11 to 15 bit chip sequence. This composite baseband signal (at up to 1.6Mchips/s) is fed to the ML2721 DIN input. The ML2721 transmit circuits low pass filter the baseband signal and FM modulate the transmit RF output. The transmitted signal is a Direct Sequence-FSK signal which meets the FCC requirements for >10dB processing gain and a 6dB bandwidth >500kHz. It is a constant envelope signal which can be amplified in an efficient Class C power amplifier without suffering spectral regrowth. The ML2721 receive circuits downconvert, filter, and demodulate the FM signal to recover the original spread spectrum baseband signal. The baseband processor de-spreads this signal and recovers the lower data rate signal with a correlator. To extend the range in this DS-FSK mode the companion ML2751 (or ML2752) part is used. This is a combination transmit power amplifier, receive low noise amplifier, and PIN diode driver for 902 to 928MHz ISM band applications.

LOW POWER STAND ALONE

The ML2721 can be used without the ML2751/2 as an FSK radio transceiver. Only an external PIN diode T/R switch and antenna filtering are required. The 0dBm (typical) output makes full use of the FCC Part 15, section 247 or section 249 transmitted field strength limits. Bit rates from 1.0 to 1.6Mbits/s are feasible. The data slicer achieves full performance with run lengths up to 4 consecutive 1 or 0 bits at 1.3 to 1.6Mbits/s (3 consecutive bits at 1Mbit/s). This constraint can be met with run length limited coding, which also simplifies the clock recovery circuits. Alternatively an external data slicer circuit can be used for longer run lengths.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

VDD, VCC ₂ , VCC ₅	6.0V
VSS, GND	0 ±0.3V
Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10s)	260°C

OPERATING CONDITIONS

Normal Temperature Range	-10°C to 60°C
VDD, VCC ₂ , VCC ₅ Range	2.7V to 5.5V
Thermal Resistance (θ_{JA}) (Note 2)	100°C/W

ELECTRICAL TABLES

Unless otherwise specified, VCC₅ & VDD = 3.3V, T_A = Operating Temperature Range. (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
POWER CONSUMPTION						
	All Circuits, Sleep Mode	DC Connected, XCEN low		10		μA
	Supply Current, Receive Mode			40		mA
	Supply Current, RX CAL Mode			48		mA
	Supply Current, Transmit Mode			40		mA
	Supply Current, TX CAL Mode			49		mA
VCO AND LO PLL						
	LO output frequency	In 512kHz steps		915±15		MHz
	Phase noise at driver output	VCO phase locked, loop band width 50kHz. Discontinuities, other than reference spurs, not allowed.		-100		dBc/Hz
	1.2MHz			-120		
	3MHz			-125		
	>7MHz					
	LO PLL reference frequency at phase detector	PLL main divider input is at 1.83GHz		1.024		MHz
	LO division range integer	PLL divider limits		1024		4095
	LO charge pump sink/source current			5.5		mA
	LO lock up time for Transmit/Receive frequency change	From PLEN asserted		<70		μs
	LO lock up time for channel switch	From PLEN asserted, any channel change in 902 to 928 MHz band		<150		μs
	LO lock up time from sleep	From XCEN, PLL dividers programmed		<300		μs
	Reference signal input level	6.144 or 12.288MHz sine wave, capacitively coupled		2.0		V _{P-P}
RECEIVE CHAIN						
	Receive RF input noise figure			10		dB
	Maximum Receive RF input	Correct demodulation of FSK signal		0		dBm
	Receive RF input IP3	Test tones 2 and 4 channels away		-12		dBm

ELECTRICAL TABLES (continued)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RECEIVE CHAIN (Continued)						
	Receive conducted emissions from RF input			-50		dBm
	Receive RF input impedance	900 to 930MHz		TBD		Ω
	Receive RF mixer image rejection	Measured at 3.5MHz offset		35		dB
	Receive adjacent channels rejection @ 2.048MHz channel spacing	-80dBm 1 channel 2 channels 3 or more channels		15 40 45		dB
IF FILTERS						
	IF filter type, 3dB point	6 th order Gaussian to 12dB				
	IF filter center frequency	After 300 μ s of realignment		1.024		MHz
	IF filter attenuation at 320kHz	Within 10ms of alignment, referenced to 1024kHz		3		dB
	IF filter attenuation at 1725kHz	Within 10ms of alignment referenced to 1024kHz		3		dB
LIMITER, AGC AND FM DEMODULATOR						
	Recovery from overload	From 0dBm at input		<20		μ s
	Eb/No	For 12.5% CER		3		dB
	Co-channel rejection, 12.5% CER	-80dBm, modulated with 1.536 Mb/s GFSK, BT = 0.5, PRBS data		4		dB
	AM tolerance, 12.5% CER	-80dBm, AM modulated at 100kHz		90		%
RSSI Performance						
	RSSI rise time: <-100dBm to -15dBm into the IF mixer	20pf load, 20% to 80%		5		μ s
	RSSI fall time: <-15dBm to -100dBm into the IF mixer	20pf load, 20% to 80%		5		μ s
	RSSI maximum voltage	-15dBm in		2.8		V
	RSSI minimum voltage	No signal		0.05		V
	RSSI sensitivity, mid range			35		mV/dB
	RSSI maximum signal	Sensitivity >50%		-15		dBm
	RSSI minimum signal	Sensitivity >50%		-95		dBm
	RSSI accuracy			3		dB
Receiver Settling Time						
	From PLEN low to valid data			<50		μ s
Receive Data Filter (Note 2)						
	Bandwidth	3dB		768		kHz
	Attenuation	>10MHz		60		dB
TRANSMIT RF DRIVER						
	Driver amplifier output power	Into 50 Ω		0		dBm
	Driver amplifier output return loss	900 to 930MHz		14		dB

ELECTRICAL TABLES (continued)


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TRANSMIT MODULATION						
	Modulation deviation, internal VCO	5 consecutive 1 or 0 bits		550		kHz
TRANSMIT DATA FILTER						
	Bandwidth	3dB		1.4		MHz
	Attenuation	>10MHz		60		dB
INTERFACE LOGIC LEVELS						
	Input high voltage			VDD-0.4		V
	Input low voltage			+0.4		V
	Input bias current			±0.5		μA
	Input capacitance	(Not tested)		4		pF
	LD output low voltage	Sinking 0.1mA		<0.4		V
	DOUT high voltage	Sourcing 0.1mA		VDD-0.4		V
	DOUT low voltage	Sinking 0.1mA		0.4		V
	DOUT sink/source current			0.4		mA

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.

Note 2: Filter type is 5th order Gaussian.

PHYSICAL DIMENSIONS

**Package: H32-7
32-Pin (7 x 7 x 1mm) TQFP**



ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML2721DH	-10°C to 60°C	32 Pin TQFP 7mm body

Micro Linear Corporation
 2092 Concourse Drive
 San Jose, CA 95131
 Tel: (408) 433-5200
 Fax: (408) 432-0295
 www.microlinear.com