TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC74HC221AP, TC74HC221AF, TC74HC221AFN

## **DUAL MONOSTABLE MULTIVIBRATOR**

The TC74HC221A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs,  $\overline{A}$  input (Negative edge), and B input (Positive edge). These inputs are valid for a slow rise/fall time signal (tr=tf=1sec.) as they are schmitt trigger inputs. This device may also be triggered by using  $\overline{CLR}$  input (Positive edge).

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the  $\overline{\text{CLR}}$  input breaks this state.

Limits for Cx and Rx are:

External capacitor, Cx ...... No limit

External resistor, Rx ..........  $V_{CC} = 2.0 V$  more than  $5 k \Omega$ 

 $V_{CC} \ge 3.0V$  more than  $1k\Omega$ 

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### FEATURES:


- High Speed······ $t_{pd}$  = 25ns (typ.) at  $V_{CC}$  = 5V
- Low Power Dissipation

Standy by State  $\cdots$   $I_{CC} = 4\mu A(Max.)$  at  $Ta = 25^{\circ}C$ Active State  $\cdots$   $I_{CC} = 700\mu A(Max.)$  at  $Ta = 25^{\circ}C$ 


- High Noise Immunity  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min.)
- Output Drive Capability ..... 10 LSTTL Loads
- Symmetrical Output Impedance… | I<sub>OH</sub> | = I<sub>OL</sub> = 4mA(Min.)
- Balanced Propagation Delays ····· t<sub>oLH</sub> ≃ t<sub>oHL</sub>
- Wide Operating Voltage Range···· V<sub>CC</sub> (opr.) = 2V~6V
- Pin and Function Compatible with 74LS221

Note: In the case of using only one circuit,  $\overline{CLR}$  should be tied to GND,  $Rx/Cx \cdot Cx \cdot Q \cdot \overline{Q}$  should be tied to OPEN, the other inputs should be tied to  $V_{CC}$  or GND.


(Note) The JEDEC SOP (FN) is not available in Japan.



#### **PIN ASSIGNMENT**



## **IEC LOGIC SYMBOL**



980508EBA2


● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

#### TRUTH TABLE

	INPUTS		OUT	PUTS	FUNCTION		
Ā	В	CLR	Q	Q	FUNCTION		
\bar{\bar{\bar{\bar{\bar{\bar{\bar{	Н	Н		C	OUTPUT ENABLE		
Х	L	Н	L	Н	INHIBIT		
Н	Х	Н	L	Н	INHIBIT		
L	7	Н		L L	OUTPUT ENABLE		
L	Н		7		OUTPUT ENABLE		
Х	Х	L	L	Н	INHIBIT		

X : Don't Care

#### **BLOCK DIAGRAM**



Notes: (1) Cx, Rx, Dx are external Capacitor, Resistor, and Diode, respectively.

#### (2) External clamping diode, Dx;

The external capacitor is charged to V<sub>CC</sub> level in the wait state, i.e. when no trigger is

If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and V<sub>CC</sub> drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V<sub>CC</sub> drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is  $\pm 20$ mA.

In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

$$t_f \ge (V_{CC} - 0.7) Cx / 20mA$$


(tf is the time between the supply voltage turn off and the supply voltage reaching  $0.4\ V_{CC}$ .)


In the even a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from rush current.

The products described in this document are subject to foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.





#### **FUNCTIONAL DESCRIPTION**

#### (1)Stand-by State

The external capacitor (Cx) is fully charged to  $V_{CC}$  in the stand-by state. That means, before triggering, the  $Q_P$  and  $Q_N$  transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

## (2)Trigger operation

Trigger operation is effective in any of the following three cases. First the condition where the  $\overline{A}$  input is low, and the B input has a rising signal; second, where the B input is high, and the  $\overline{A}$  input has a falling signal; and third, where the  $\overline{A}$  input is low and the B input is high, and the  $\overline{CLR}$  input has a rising signal.

After a trigger becomes effective, comparators C1 and C2 start operating, and  $Q_N$  is turned on. The external capacitor discharges through  $Q_N$ . The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and  $Q_N$  turns off. At that moment C1 stops but C2 continues operating.

After  $Q_N$  turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx node reaches Vref H, the IC returns to its MONOSTABLE state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, tw (OUT), is as follows:

$$tw(OUT) = 1.0 Cx Rx$$

## (3)Reset operation

In normal operation,  $\overline{CLR}$  input is held high. If  $\overline{CLR}$  is low, a trigger has no effect because the Q output is held low and trigger control F/F is reset. Also,  $Q_P$  turns on and Cx is charge rapidly to  $V_{CC}$ .

This means if  $\overline{\text{CLR}}$  input is set low, the IC goes into a wait state.

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{cc}$	<b>−</b> 0.5~7	V
DC Input Voltage	VIN	$-0.5 \sim V_{CC} + 0.5$	V
DC Output Voltage	V <sub>OUT</sub>	−0.5~V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>LK</sub>	± 20	mA
Output Diode Current	I <sub>OK</sub>	± 20	mA
DC Output Current	I <sub>OUT</sub>	± 25	mA
DC V <sub>CC</sub> / Ground Current	I <sub>CC</sub>	± 50	mA
Power Dissipation	P <sub>D</sub>	500 (DIP)* / 180 (SOP)	mW
Storage Temperature	T <sub>stg</sub>	<b>−65~150</b>	°C

<sup>\*500</sup>mW in the range of Ta=  $-40^{\circ}\text{C}\sim65^{\circ}\text{C}$ . From Ta=65°C to 85°C a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

#### **RECOMMENDED OPERATING CONDITIONS**

tecommended of environe containions								
PARAMETER	SYMBOL	VALUE	UNIT					
Supply Voltage	V <sub>cc</sub>	2~6	V					
Input Voltage	VIN	0∼V <sub>cc</sub>	V					
Output Voltage	V <sub>OUT</sub>	0~V <sub>cc</sub>	V					
Operating Temperature	T <sub>opr</sub>	<b>−40~85</b>	°C					
Input Rise and Fall Time (CLR Only)	t <sub>r</sub> , t <sub>f</sub>	$0 \sim 1000 (V_{CC} = 2.0V)$ $0 \sim 500 (V_{CC} = 4.5V)$ $0 \sim 400 (V_{CC} = 6.0V)$	ns					
External Capacitor	Сх	No Limitation *	F					
External Resistor	Rx	≥ 5K * ( VCC = 2.0V ) ≥ 1K * ( VCC ≥ 3.0V )	Ω					

<sup>\*</sup> The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74HC221A, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for Rx>1M  $\Omega.$ 

# DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V <sub>cc</sub>	7	a = 25°	С	Ta = -4	.0~85°C	UNIT
PARAIVIETER	3 T IVIBOL			35	MIN.	TYP.	MAX.	MIN.	MAX.	
High - Level Input Voltage	VIH			2.0 4.5 6.0	1.50 3.15 4.20	_ _ _	_ _ _	1.50 3.15 4.20	_ _ _	V
Low - Level Input Voltage	VIL			2.0 4.5 6.0			0.50 1.35 1.80	_ _ _	0.50 1.35 1.80	V
High - Level Output V <u>o</u> ltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	$I_{OH} = -20\mu A$	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	_ _ _	1.9 4.4 5.9		v
$(Q, \overline{Q})$			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	_	4.13 5.63	_	
Low - Level Output Voltage	V <sub>OL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0 4.5 6.0	1 1 1	0.0 0.0 0.0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	v
$(Q, \overline{Q})$			$I_{OL} = 4  mA$ $I_{OL} = 5.2  mA$	4.5 6.0	1 1	0.17 0.18	0.26 0.26	_	0.33 0.33	
Input Leakage Current	I <sub>I N</sub>	$V_{IN} = V_{C}$	<sub>C</sub> or GND	6.0	_	_	± 0.1	_	± 1.0	
Rx/Cx Terminal Off - State Current	I <sub>I N</sub>	$V_{IN} = V_{CC}$ or GND		6.0			± 0.1	_	± 1.0	μ <b>Α</b>
Quiescent Supply Current	I <sub>CC</sub>	$V_{IN} = V_{CC}$ or GND		6.0	-	_	4.0	_	40.0	
Active - State * Supply Current	I <sub>cc</sub>	$V_{IN} = V_{CO}$ Rx/Cx=	or GND 0.5 V <sub>CC</sub>	2.0 4.5 6.0	111	45 400 0.7	200 500 1.0	_ _ _	260 650 1.3	μΑ μΑ mA

<sup>\*:</sup>per circuit

## TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C		$Ta = -40 \sim 85^{\circ}C$	UNIT			
FARAIVIETER	STIVIBUL		$V^{cc}(V)$	TYP.	LIMIT	LIMIT	UIVII			
	+		2.0	_	75	95				
Minimum Pulse Width	t <sub>W(L)</sub>		4.5	_	15	19				
	t <sub>W(H)</sub>		6.0	-	13	16				
			2.0	_	75	95	ns			
Minimum Clear Width	t <sub>W(L)</sub>		4.5	_	15	19				
	. ,		6.0	_	13	16				

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>		_	4	8	
Propagation Delay Time $(\overline{A}, B-Q, \overline{Q})$	t <sub>pLH</sub> t <sub>pHL</sub>		_	25	36	
Propagation Delay Time (CLR TRIGGER-Q, Q)	t <sub>pLH</sub> t <sub>pHL</sub>		_	25	41	ns
Propagation Delay Time $(\overline{CLR} - Q, \overline{Q})$	t <sub>pLH</sub> t <sub>pHL</sub>		_	16	27	

AC ELECTRICAL CHARACTERISTICS ( $C_L = 50pF$ , Input  $t_r = t_f = 6ns$ )

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C		2	Ta = −40~85°C		UNIT
PANAIVIETEN	2 LIVIROL		V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.	MAX.	OIVIII
Output Transition Time	t <sub>TLH</sub>		2.0 4.5 6.0	_ _ _	30 8 7	75 15 13	_ _ _	95 19 16	
Propagation Delay Time $(\overline{A}, B-Q, \overline{Q})$	t <sub>pLH</sub> t <sub>pHL</sub>		2.0 4.5 6.0	_ _ _	102 30 24	210 42 36	_ _ _	265 53 45	ns
Propagation Delay Time $(\overline{CLR} \ TRIGGER - Q, \overline{Q})$	t <sub>pLH</sub> t <sub>pHL</sub>		2.0 4.5 6.0	_ _ _	102 30 24	235 47 40	_ _ _	295 59 50	113
Propagation Delay Time (CLR-Q, Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0 4.5 6.0	_ _ _	67 20 16	160 32 27	_ _ _	200 40 34	
	tw <sub>out</sub>	$Cx = 28pF$ $Rx = 6K\Omega$ $(V_{CC} = 2V)$ $Rx = 2K\Omega$ $(V_{CC} = 4.5V,6V)$	2.0 4.5 6.0	_ _ _	700 250 210	2000 400 340	_ _ _	2500 500 425	ns
Output Pulse Width		$Cx = 0.01 \mu F$ $Rx = 10 K\Omega$	2.0 4.5 6.0	90 95 95	110 105 105	130 115 115	90 95 95	130 115 115	μS
		$\mathbf{C}\mathbf{x} = 0.1\mu\mathbf{F}$ $\mathbf{R}\mathbf{x} = 10\mathbf{K}\Omega$	2.0 4.5 6.0	0.9 0.9 0.9	1.0 1.0 1.0	1.2 1.1 1.1	0.9 0.9 0.9	1.2 1.1 1.1	ms
Output Pulse Width Error Between Circuits (In same Package)	Δ <b>tw</b> <sub>OUT</sub>			_	± 1				%
Input Capacitance	CIN			_	5	10	_	10	
Power Dissipation Capacitance	C <sub>PD</sub> (1)	_		-	174	_	_	_	pF

Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 $I_{CC}$  (opr) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot Duty / 100 + I_{CC} / 2$  (per circuit)


(I<sub>CC</sub>': Active Supply Current)

(Duty:%)

# **OUTPUT PULSE WIDTH CONSTANT K-SUPPLY VOLTAGE (TYPICAL)**




# $t_{WOUT}$ - Cx CHARACTERISTICS (TYP.)




# DIP 16PIN OUTLINE DRAWING (DIP16-P-300-2.54A)

Unit in mm



# SOP 16PIN (200mil BODY) OUTLINE DRAWING (SOP16-P-300-1.27)

Unit in mm



# SOP 16PIN (150mil BODY) OUTLINE DRAWING (SOL16-P-150 -1.27)

Unit in mm

