FAIRCHILD SEMICONDUCTOR™

July 1988
Revised August 2000

# 100353
# Low Power 8-Bit Register

## General Description

The 100353 contains eight D-type edge triggered, master/slave flip-flops with individual inputs ($D_n$), true outputs ($Q_n$), a clock input (CP), and a common clock enable pin ($\overline{CEN}$). Data enters the master when CP is LOW and transfers to the slave when CP goes HIGH. When the $\overline{CEN}$ input goes HIGH it overrides all other inputs, disables the clock, and the Q outputs maintain the last state.

The 100353 output drivers are designed to drive 50Ω termination to −2.0V. All inputs have 50 kΩ pull-down resistors.

## Features

- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = −4.2V to −5.7V
- Available to industrial grade temperature range

## Ordering Code:

| Order Number | Package Number | Package Description |
|---|---|---|
| 100353PC | N24E | 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide |
| 100353QC | V28A | 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square |
| 100353QI | V28A | 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (−40°C to +85°C) |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Logic Symbol




## Connection Diagrams

**24-Pin DIP**




**28-Pin PLCC**




## Pin Descriptions

| Pin Names | Description |
|---|---|
| $D_0$–$D_7$ | Data Inputs |
| $\overline{CEN}$ | Clock Enable Input |
| CP | Clock Input (Active Rising Edge) |
| $Q_0$–$Q_7$ | Data Outputs |
| NC | No Connect |

 

## Truth Table

| Inputs | | | Outputs |
|---|---|---|---|
| $D_n$ | $\overline{CEN}$ | CP | $Q_n$ |
| L | L | ↗ | L |
| H | L | ↗ | H |
| X | X | L | NC |
| X | X | H | NC |
| X | H | X | NC |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
NC = No Change
↗ = LOW-to-HIGH Transition

## Logic Diagram



## Absolute Maximum Ratings(Note 1)

| | |
|---|---|
| Storage Temperature ($T_{STG}$) | −65°C to +150°C |
| Maximum Junction Temperature ($T_J$) | +150°C |
| $V_{EE}$ Pin Potential to Ground Pin | −7.0V to +0.5V |
| Input Voltage (DC) | $V_{EE}$ to + 0.5V |
| Output Current (DC Output HIGH) | −50 mA |
| ESD (Note 2) | ≥2000V |

## Recommended Operating Conditions

| | |
|---|---|
| Case Temperature ($T_C$) | |
| Commercial | 0°C to +85°C |
| Industrial | −40°C to +85°C |
| Supply Voltage ($V_{EE}$) | −5.7V to −4.2V |

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** ESD testing conforms to MIL-STD-883, Method 3015.

## Commercial Version

## DC Electrical Characteristics (Note 3)

$V_{EE}$ = −4.2V to −5.7V, $V_{CC}$ = $V_{CCA}$ = GND, $T_C$ = 0°C to +85°C

| Symbol | Parameter | Min | Typ | Max | Units | Conditions | |
|---|---|---|---|---|---|---|---|
| $V_{OH}$ | Output HIGH Voltage | −1025 | −955 | −870 | mV | $V_{IN}$ = $V_{IH}$ (Max) | Loading with |
| $V_{OL}$ | Output LOW Voltage | −1830 | −1705 | −1620 | mV | or $V_{IL}$ (Min) | 50Ω to −2.0V |
| $V_{OHC}$ | Output HIGH Voltage | −1035 | | | mV | $V_{IN}$ = $V_{IH}$ (Min) | Loading with |
| $V_{OLC}$ | Output LOW Voltage | | | −1610 | mV | or $V_{IL}$ (Max) | 50Ω to −2.0V |
| $V_{IH}$ | Input HIGH Voltage | −1165 | | −870 | mV | Guaranteed HIGH Signal for all Inputs | |
| $V_{IL}$ | Input LOW Voltage | −1830 | | −1475 | mV | Guaranteed LOW Signal for all Inputs | |
| $I_{IL}$ | Input LOW Current | 0.50 | | | µA | $V_{IN}$ = $V_{IL}$ (Min) | |
| $I_{IH}$ | Input HIGH Current | | | 240 | µA | $V_{IN}$ = $V_{IH}$ (Max) | |
| $I_{EE}$ | Power Supply Current | | | | | Inputs OPEN | |
| | | −119 | | −61 | mA | $V_{EE}$ = −4.2V to −4.8V | |
| | | −122 | | −61 | | $V_{EE}$ = −4.2V to −5.7V | |

**Note 3:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## DIP AC Electrical Characteristics

$V_{EE}$ = −4.2V to −5.7V, $V_{CC}$ = $V_{CCA}$ = GND

| Symbol | Parameter | $T_C$ = 0°C | | $T_C$ = +25°C | | $T_C$ = +85°C | | Units | Conditions |
|---|---|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | Min | Max | | |
| $f_{MAX}$ | Toggle Frequency | 425 | | 425 | | 425 | | MHz | Figures 1, 2 |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>CP to Output | 1.40 | 3.00 | 1.40 | 3.00 | 1.50 | 3.10 | ns | Figures 1, 2<br>(Note 4) |
| $t_{TLH}$<br>$t_{THL}$ | Transition Time<br>20% to 80%, 80% to 20% | 0.45 | 2.00 | 0.45 | 2.00 | 0.45 | 2.00 | ns | Figures 1, 2 |
| $t_S$ | Setup Time | | | | | | | | |
| | $D_n$ | 1.10 | | 1.10 | | 1.10 | | | |
| | $\overline{CEN}$ (Disable Time) | 0.40 | | 0.40 | | 0.40 | | ns | Figures 1, 3 |
| | $\overline{CEN}$ (Release Time) | 1.10 | | 1.10 | | 1.10 | | | |
| $t_H$ | Hold Time<br>$D_n$ | 0.10 | | 0.10 | | 0.10 | | ns | Figures 1, 4 |
| $t_{PW}$(H) | Pulse Width HIGH<br>CP | 2.00 | | 2.00 | | 2.00 | | ns | Figures 1, 2 |

**Note 4:** The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

## PLCC AC Electrical Characteristics

$V_{EE}$ = –4.2V to –5.7V, $V_{CC}$ = $V_{CCA}$ = GND

| Symbol | Parameter | $T_C$ = 0°C | | $T_C$ = +25°C | | $T_C$ = +85°C | | Units | Conditions |
|---|---|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | Min | Max | | |
| $f_{MAX}$ | Toggle Frequency | 425 | | 425 | | 425 | | MHz | Figures 1, 2 |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>CP to Output | 1.40 | 2.80 | 1.40 | 2.80 | 1.50 | 2.90 | ns | Figures 1, 2<br>(Note 5) |
| $t_{TLH}$<br>$t_{THL}$ | Transition Time<br>20% to 80%, 80% to 20% | 0.45 | 1.90 | 0.45 | 1.90 | 0.45 | 1.90 | ns | Figures 1, 2 |
| $t_S$ | Setup Time | | | | | | | | |
| | $D_n$ | 1.00 | | 1.00 | | 1.00 | | | |
| | $\overline{CEN}$ (Disable Time) | 0.30 | | 0.30 | | 0.30 | | ns | Figures 1, 3 |
| | $\overline{CEN}$ (Release Time) | 1.00 | | 1.00 | | 1.00 | | | |
| $t_H$ | Hold Time $D_n$ | 0 | | 0 | | 0 | | ns | Figures 1, 4 |
| $t_{PW}$(H) | Pulse Width HIGH CP | 2.00 | | 2.00 | | 2.00 | | ns | Figures 1, 2 |
| $t_{OSHL}$ | Maximum Skew Common Edge<br>Output-to-Output Variation<br>Data to Output Path | | 200 | | 200 | | 200 | ps | PLCC Only<br>(Note 6) |
| $t_{OSLH}$ | Maximum Skew Common Edge<br>Output-to-Output Variation<br>Data to Output Path | | 200 | | 200 | | 200 | ps | PLCC Only<br>(Note 6) |
| $t_{OST}$ | Maximum Skew Opposite Edge<br>Output-to-Output Variation<br>Data to Output Path | | 260 | | 260 | | 260 | ps | PLCC Only<br>(Note 6) |
| $t_{PS}$ | Maximum Skew<br>Pin (Signal) Transition Variation<br>Data to Output Path | | 280 | | 280 | | 280 | ps | PLCC Only<br>(Note 6) |

**Note 5:** The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

**Note 6:** Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW ($t_{OSHL}$), or LOW-to-HIGH ($t_{OSLH}$), or in opposite directions both HL and LH ($t_{OST}$). Parameters $t_{OST}$ and $t_{PS}$ guaranteed by design.

## Industrial Version

## PLCC DC Electrical Characteristics

$V_{EE}$ = −4.2V to −5.7V, $V_{CC}$ = $V_{CCA}$ = GND, $T_C$ = −40°C to +85°C (Note 7)

| Symbol | Parameter | $T_C$ = −40°C | | $T_C$ = 0°C to +85°C | | Units | Conditions | |
|---|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | | | |
| $V_{OH}$ | Output HIGH Voltage | −1085 | −870 | −1025 | −870 | mV | $V_{IN}$ = $V_{IH}$ (Max) | Loading with |
| $V_{OL}$ | Output LOW Voltage | −1830 | −1575 | −1830 | −1620 | mV | or $V_{IL}$ (Min) | 50Ω to −2.0V |
| $V_{OHC}$ | Output HIGH Voltage | −1095 | | −1035 | | mV | $V_{IN}$ = $V_{IH}$ (Min) | Loading with |
| $V_{OLC}$ | Output LOW Voltage | | −1565 | | −1610 | mV | or $V_{IL}$ (Max) | 50Ω to −2.0V |
| $V_{IH}$ | Input HIGH Voltage | −1170 | −870 | −1165 | −870 | mV | Guaranteed HIGH Signal for all Inputs | |
| $V_{IL}$ | Input LOW Voltage | −1830 | −1480 | −1830 | −1475 | mV | Guaranteed LOW Signal for all Inputs | |
| $I_{IL}$ | Input LOW Current | 0.50 | | 0.50 | | µA | $V_{IN}$ = $V_{IL}$ (Min) | |
| $I_{IH}$ | Input HIGH Current | | 240 | | 240 | µA | $V_{IN}$ = $V_{IH}$ (Max) | |
| $I_{EE}$ | Power Supply Current | | | | | | Inputs OPEN | |
| | | −119 | −61 | −119 | −61 | mA | $V_{EE}$ = −4.2V to −4.8V | |
| | | −122 | −61 | −122 | −61 | | $V_{EE}$ = −4.2V to −5.7V | |

**Note 7:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## PLCC AC Electrical Characteristics

$V_{EE}$ = −4.2V to −5.7V, $V_{CC}$ = $V_{CCA}$ = GND

| Symbol | Parameter | $T_C$ = −40°C | | $T_C$ = +25°C | | $T_C$ = +85°C | | Units | Conditions |
|---|---|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | Min | Max | | |
| $f_{MAX}$ | Toggle Frequency | 425 | | 425 | | 425 | | MHz | Figures 1, 2 |
| $t_{PLH}$ $t_{PHL}$ | Propagation Delay CP to Output | 1.40 | 2.80 | 1.40 | 2.80 | 1.50 | 2.90 | ns | Figures 1, 2 (Note 8) |
| $t_{TLH}$ $t_{THL}$ | Transition Time 20% to 80%, 80% to 20% | 0.40 | 2.50 | 0.45 | 1.90 | 0.45 | 1.90 | ns | Figures 1, 2 |
| $t_S$ | Setup Time | | | | | | | | |
| | $D_n$ | 0.60 | | 1.00 | | 1.00 | | | |
| | $\overline{CEN}$ (Disable Time) | 0.90 | | 0.30 | | 0.30 | | ns | Figures 1, 3 |
| | $\overline{CEN}$ (Release Time) | 1.40 | | 1.00 | | 1.00 | | | |
| $t_H$ | Hold Time $D_n$ | 0.30 | | 0 | | 0 | | ns | Figures 1, 4 |
| $t_{PW}$(H) | Pulse Width HIGH CP | 2.00 | | 2.00 | | 2.00 | | ns | Figures 1, 2 |

**Note 8:** The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

## Test Circuitry




**Note:**

- $V_{CC}$, $V_{CCA}$ = +2V, $V_{EE}$ = −2.5V
- L1 and L2 = equal length 50Ω impedance lines
- $R_T$ = 50Ω terminator internal to scope
- Decoupling 0.1 µF from GND to $V_{CC}$ and $V_{EE}$
- All unused outputs are loaded with 50Ω to GND
- $C_L$ = Fixture and stray capacitance ≤ 3 pF

**FIGURE 1. AC, Toggle Frequency Test Circuit**

## Switching Waveforms




**FIGURE 2. Propagation Delay (Clock) and Transition Times**




**FIGURE 3. Setup and Pulse Width Times**




**Note:**

$t_S$ is the minimum time before the transition of the clock that information must be present at the data input.

$t_H$ is the minimum time after the transition of the clock that information must remain unchanged at the data input.

**FIGURE 4. Data Setup and Hold Time**

## Physical Dimensions inches (millimeters) unless otherwise noted




**24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide**
**Package Number N24E**

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




**28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square**
**Package Number V28A**