FAIRCHILD

SEMICONDUCTOR

74VCX16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74VCX16240 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74VCX16240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD}

2.5 ns max for 3.0V to 3.6V V_{CC}

Power-off high impedance inputs and outputs

January 1998

Revised February 2002


- Supports live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Description

Ordering Code:

Order Number	Package Number	Package Descriptions			
74VCX16240MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					



© 2002 Fairchild Semiconductor Corporation DS500099

74VCX16240

Connection Diagram						
OE 0 </th <th>1 2 3 4 5 5 6 7 8 9 9 10 11 11 12 13 14 15 16 17 18</th> <th>48 OE2 47 In 45 GND 44 I2 43 I3 44 I2 44 I3 44 I3 45 I3 46 I4 47 I4 48 I4 49 I4 40 I4 41 I4 43 I4 44 I4 45 I4 46</th>	1 2 3 4 5 5 6 7 8 9 9 10 11 11 12 13 14 15 16 17 18	48 OE2 47 In 45 GND 44 I2 43 I3 44 I2 44 I3 44 I3 45 I3 46 I4 47 I4 48 I4 49 I4 40 I4 41 I4 43 I4 44 I4 45 I4 46				
	22 23					

Truth Tables

Inp	outs	Outputs
OE ₁	I ₀ –I ₃	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	н	L
Н	Х	Z
Inp	outs	Outputs
OE ₂	I ₄ —I ₇	$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	н	L
Н	Х	Z
Inp	outs	Outputs
OE ₃	I ₈ —I ₁₁	$\overline{O}_{8}-\overline{O}_{11}$
L	1	Н
L	L	н
L	н	L
_	-	
L	H	L
L	н х	L Z
L H Inp	H X	L Z Outputs
L H Inp OE ₄	- H X Iuts I ₁₂ -I ₁₅	L Z Outputs $\overline{0}_{12} - \overline{0}_{15}$


H = HIGH Voltage Level

 $\begin{array}{l} \mbox{Lowel} \label{eq:lowel} \\ \mbox{X} = \mbox{Immaterial (HIGH or LOW, inputs may not float)} \\ \mbox{Z} = \mbox{High Impedance} \end{array}$

Functional Description

The 74VCX16240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V _O)	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 3)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating Conditions (Note 4)						
Power Supply						
Operating	1.4V to 3.6V					
Input Voltage	-0.3V to +3.6V					
Output Voltage (V _O)						
Output in Active States	0V to V_{CC}					
Output in 3-State	0.0V to 3.6V					
Output Current in I _{OH} /I _{OL}						
$V_{CC} = 3.0V$ to 3.6V	±24 mA					
$V_{CC} = 2.3V$ to 2.7V	±18 mA					
$V_{CC} = 1.65V$ to 2.3V	±6 mA					
$V_{CC} = 1.4V$ to 1.6V	±2 mA					
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$					
Minimum Input Edge Rate ($\Delta t/\Delta V$)						
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V					

74VCX16240

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Мах	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	$0.65 \times V_{CC}$		v
			1.4 - 1.6	$0.65 \times V_{\text{CC}}$		l
VIL	LOW Level Input Voltage		2.7–3.6		0.8	
			2.3–2.7		0.7	V
			1.65–2.3		$0.35 \times V_{CC}$	v
			1.4 - 1.6		$0.35 \times V_{CC}$	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7–3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \ \mu A$	2.3–2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
		$I_{OH} = -100 \ \mu A$	1.65–2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \ \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

0
4
N
<u>o</u>
Σ
\sim
5
2
4

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
		$I_{OL} = 100 \ \mu A$	2.3–2.7		0.2	
		$I_{OL} = 12 \text{ mA}$	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65–2.3		0.2	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
l _l	Input Leakage Current	$0 \le V_I \le 3.6V$	1.4–3.6		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.4-3.6		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$	1.4-3.0		±10	μΑ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.4–3.6		20	۵
		$V_{CC} \leq (V_{I}, \ V_{O}) \leq 3.6 V$ (Note)	1.4–3.6		±20	μA
∆l _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

Symbol	Parameter	Conditions	V _{CC}	V_{CC} $T_A = -40^{\circ}C$		Units	Figure
Symbol		Conditions	(V)	Min	Max	Units	Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.8	2.5		
t _{PLH}			2.5 ± 0.2	1.0	3.0		Figures 1, 2
			1.8 ± 0.15	1.5	6.0	ns	., _
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	12.0		Figures 5, 6
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.8	3.5	1 Fig 1 1,	
t _{PZH}			2.5 ± 0.2	1.0	4.1		Figures 1, 3, 4
			1.8 ± 0.15	1.5	8.2		., 0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	16.4		Figures 5, 7, 8
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PHZ}			2.5 ± 0.2	1.0	3.8		Figures 1, 3, 4
			1.8 ± 0.15	1.5	6.8	ns	, =, •
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures 5, 7, 8
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 7)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75	115	
		$C_1 = 15 \text{ pF}, R_1 = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc} (V)	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Symbol	i alameter	Conditions	Typical	
CIN	Input Capacitance	$V_{CC} = 1.8, 2.5V \text{ or } 3.3V, V_I = 0V \text{ or } V_{CC}$	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V$ or V_{CC} , f = 10 MHz, $V_{CC} = 1.8V$, 2.5V or 3.3V	20	pF

