## FMS7950

## Clock Multiplier

## Features

- Crystal reference input
- Up to 175 MHz of output frequency
- Nine configurable outputs
- Output enable pin
- 250 pS of output to output skew
- 300 pS of Cycle to Cycle Jitter
- VDD Range of $3.3 \mathrm{~V} \pm 0.2 \mathrm{~V}$
- Commercial temperature range
- Available in 32 pin LQFP


## Description

FMS7950 is a high speed clock synthesizer designed for clock multiplication applications. It uses phase locked loop technology to generate frequencies up to 175 MHz . It has four banks of configurable outputs.

Feedback select (FBsel) pin allows for wider range of input frequencies. When connected low, the lower input frequency range is selected. This provides output frequencies of up to eight times the input (see table 3). The higher input range is allowed when FBsel is connected high.

There are four banks of outputs where each bank has a dedicated divide select (DIV_SEL). Depending on the divide selection, the outputs are one half, one quarter, or one eighth of the VCO speed (see table 2 for details).

REF_SEL allows selection between crystal input or a clock driven input. Connecting PLL_EN LOW and REF_SEL HIGH will disable the Phase locked loop when the crystal oscillator is not used. In this mode, FMS7950 will be in clock buffer mode where any clock applied to TCLK will be divided down to the four output banks per Table 2. This is ideal for system diagnostic test.

FMS7950 operates at 3.3 Volts and is available in 32 pin LQFP.

## Block Diagram



## Pin Assignments



## Pin Description

| Pin Name | Pin \# | Pin Type | Description |
| :--- | :---: | :---: | :--- |
| VDDCOR | 1 | PWR | Power Connection. Power supply for core logic and PLL <br> circuitry. Connect to 3.3 Volts nominal. |
| FBsel | 2 | IN | Feedback Select. When high, the feedback divide is 8, and when <br> low, it is 16. It allows for a wider range of input frequencies. |
| DIV_SEL(A:D) | $3,4,5,6$ | IN | Divider Select: It divides the clock to a desirable value. See <br> table 2. |
| GNDCOR | 7 | PWR | Ground Connection. Ground for core logic and PLL circuitry. <br> Connect to the common system ground plane. |
| X1 | 8 | IN | Crystal Connection. An input connection for an external crystal <br> or oscillator. 18 pF internal cap. It can be used as an external <br> crystal connection or as an external reference frequency input. |
| X2 | 9 | OUT | Crystal Connection or External Reference Frequency. This <br> pin has dual functions. |
| OE | 10 | IN | Output Enable. When high, all outputs are in high impedance. <br> Normal operation when asserted low. |
| VDDOUT | $11,15,19,23,27$ | PWR | Power Connection. Power supply for all the output buffers. <br> Connect to 3.3 Volts nominal. |
| QA; QB; Qc(0:1); <br> QD(0:4) | $12,14,16,18,20$, <br> $22,24,26,28$ | OUT | Clock Outputs. These outputs are multiple of the input. |
| GNDOUT | $13,17,21,25,29$ | PWR | Ground Connection. Ground for all the outputs. Connect to <br> common system ground plane. |
| TCLK | 30 | IN | Test Clock. When REF_SEL is high, all outputs are buffer copy <br> of TCLK. When REF_SEL is low, TCLK is disabled. |
| PLL_EN | 32 | IN | PLL Enable. When low, PLL is bypassed. |
| REF_SEL | Peference Select. When low, crystal is used for input. When <br> high, TCLK is used for input. |  |  |

Table 1. Functionality

| REF_SEL | PLL_EN | $\overline{\text { OE }}$ | PLL | All Outputs | Input |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | By Pass | Hi-Z | XTAL |
| 0 | 0 | 0 | By Pass | Running | XTAL |
| 0 | 1 | 0 | Enabled | Running | XTAL |
| 1 | 0 | 1 | By Pass | Hi-Z | TCLK |
| 1 | 0 | 0 | By Pass | Running | TCLK |
| 1 | 1 | 0 | Enabled | Running | TCLK |

Table 2. Input Versus Output Frequency

| DIV_SEL A | DIV_SEL B | DIV_SEL C | DIV_SEL D | FBsel = 1 |  |  |  | FBsel $=0$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | QA | QB | QC | QD | QA | QB | QC | QD |
| 0 | 0 | 0 | 0 | 4XRef | 2XRef | 2XRef | 2XRef | 8XRef | 4XRef | 4XRef | 4XRef |
| 0 | 0 | 0 | 1 | 4XRef | 2XRef | 2XRef | Ref | 8XRef | 4XRef | 4XRef | 2XRef |
| 0 | 0 | 1 | 0 | 4XRef | 2XRef | Ref | 2XRef | 8XRef | 4XRef | 2XRef | 4XRef |
| 0 | 0 | 1 | 1 | 4XRef | 2XRef | Ref | Ref | 8XRef | 4XRef | 2XRef | 2XRef |
| 0 | 1 | 0 | 0 | 4XRef | Ref | 2XRef | 2XRef | 8XRef | 2XRef | 4XRef | 4XRef |
| 0 | 1 | 0 | 1 | 4XRef | Ref | 2XRef | Ref | 8XRef | 2XRef | 4XRef | 2XRef |
| 0 | 1 | 1 | 0 | 4XRef | Ref | Ref | 2XRef | 8XRef | 2XRef | 2XRef | 4XRef |
| 0 | 1 | 1 | 1 | 4XRef | Ref | Ref | Ref | 8XRef | 2XRef | 2XRef | 2XRef |
| 1 | 0 | 0 | 0 | 2XRef | 2XRef | 2XRef | 2XRef | 4XRef | 4XRef | 4XRef | 4XRef |
| 1 | 0 | 0 | 1 | 2XRef | 2XRef | 2XRef | Ref | 4XRef | 4XRef | 4XRef | 2XRef |
| 1 | 0 | 1 | 0 | 2XRef | 2XRef | Ref | 2XRef | 4XRef | 4XRef | 2XRef | 4XRef |
| 1 | 0 | 1 | 1 | 2XRef | 2XRef | Ref | Ref | 4XRef | 4XRef | 2XRef | 2XRef |
| 1 | 1 | 0 | 0 | 2XRef | Ref | 2XRef | 2XRef | 4XRef | 2XRef | 4XRef | 4XRef |
| 1 | 1 | 0 | 1 | 2XRef | Ref | 2XRef | Ref | 4XRef | 2XRef | 4XRef | 2XRef |
| 1 | 1 | 1 | 0 | 2XRef | Ref | Ref | 2XRef | 4XRef | 2XRef | 2XRef | 4XRef |
| 1 | 1 | 1 | 1 | 2XRef | Ref | Ref | Ref | 4XRef | 2XRef | 2XRef | 2XRef |

Note:

1. Reference input could be either crystal input or TCLK input.

Table 3. Divide Select Functionality

| DIV_SEL A | DIV_SEL B | DIV_SEL D | DIV_SEL D | QA | QB | QC | QD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\div 2$ | $\div 4$ | $\div 4$ | $\div 4$ |
| 1 | 1 | 1 | 1 | $\div 4$ | $\div 8$ | $\div 8$ | $\div 8$ |

## Absolute Maximum Ratings

| Symbol | Parameter | Ratings | Units |
| :--- | :--- | :---: | :---: |
| $V_{\text {DD }}, \mathrm{V}_{\text {IN }}$ | Voltage on any pin with respect to ground | -0.5 to 7.0 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{B}}$ | Ambient Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Stresses greater than those listed in the table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may effect reliability.

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$; Supply Voltage $3.3 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (unless otherwise stated)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low Voltage | VIL |  |  |  | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| Input Low Current | IIL | V IN $=0$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Input High Current | IIH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {D }}$ | -30 |  | 30 | $\mu \mathrm{A}$ |
| Output Low Voltage | VOL | $\mathrm{lOL}=40 \mathrm{~mA}$ |  |  | 0.5 | V |
| Output High Voltage | V OH | $\mathrm{lOH}=-40 \mathrm{~mA}$ | 2.2 |  |  | V |
| Input Capacitance ${ }^{(1)}$ | CIN |  |  |  | 7.0 | pF |
| Supply Current | IDD | Outputs loaded |  |  | 200 | mA |
| Clock Stabilization ${ }^{(1)}$ | TSTAB | From V $\mathrm{DD}=3.3 \mathrm{~V}$ to 1\% Target |  |  | 10 | mS |

Note:

1. Guaranteed by design, not subject to $100 \%$ production testing.

## AC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V} D=3.3 \mathrm{~V} \pm 0.2 \mathrm{~V}, \mathrm{CL}=10 \mathrm{pF}$ (unless otherwise stated)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Frequency Range | Finput | FBsel = 1 | 25 |  | 43 | MHz |
|  |  | FBsel $=0$ | 12 |  | 22 | MHz |
| Output Frequency Range | Fout | QA; DIV_SEL A = 0V |  |  | 175 | MHz |
|  |  | $\begin{aligned} & \text { QB, Qc \& QD; } \\ & \text { DIV_SEL B, C, D = 0V } \end{aligned}$ |  |  | 88 | MHz |
| Output to Output Skew | TSK1 | $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{DD}} / 2 ;$ DIV_SEL $\mathrm{A}=0$ |  | 400 | 750 | pS |
|  |  | $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{DD}} / 2$; DIV_SEL $\mathrm{A}=1$ | -300 | 100 | 300 |  |
| Rise Time ${ }^{(1)}$ | TR | 0.8 to 2.0V | 0.10 |  | 1.0 | nS |
| Fall Time ${ }^{(1)}$ | TF | 2.0 to 0.8V | 0.10 |  | 1.0 | nS |
| Duty Cycle ${ }^{(1)}$ | DT | $\mathrm{V}_{\text {TH }}=\mathrm{V}_{\mathrm{DD}} / 2$ | 45 |  | 55 | \% |
| Jitter (Cycle-Cycle) | TJIT | QA: DIV_SEL A = 0 |  |  | 450 | pS |
|  |  | QA: DIV_SEL A = 1 |  |  | 200 |  |
|  |  | QB Output |  |  | 200 |  |
|  |  | QC(0:1) Outputs |  |  | 300 |  |
|  |  | QD(0:4) Outputs |  |  | 375 |  |

## Note:

1. Guaranteed by design, not subject to $100 \%$ production testing.

## Parameter Measurement Information

Duty Cycle ( $\mathrm{DT}_{\mathrm{T}}$ )


## Rise/Fall Time ( $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ )



Output to Output Skew (TsK1)


## Application

FMS7950 is one of the simplest form of frequency synthesizer. It uses phase locked loop technology with a divide of " N " in its feedback path. Its purpose is to generate a large number of different output frequencies, all related to a single, highly stable reference source. To achieve this, a crystal is connected at X1 and X2. No external components are required since the capacitors and oscillator are integrated.

Figure 1 depicts the block diagram for FMS7950.


Figure 1.

In general, phase locked loops are governed by the equation:

$$
\mathrm{F}_{\mathrm{OUT}}=\mathrm{N} \bullet \mathrm{~F}_{\mathrm{REF}} \quad \text { Equation } 1
$$

Equation 1 states that any output can be generated if " N " is varied. In FMS7950, the available dividers are eight or sixteen. These values are selected by connecting FBsel to ground or VDD. To determine the allowable range of input frequencies for each different FBsel setting, the following equation must be used:

$$
\mathrm{F}_{\mathrm{REF}}=\mathrm{F}_{\mathrm{VCO}} \div \mathrm{N}
$$

Equation 2
If divided by eight is selected, the minimum input range will be:

$$
\begin{aligned}
\mathrm{F}_{\text {REF_MIN }} & =200 \div 8 \\
& =25 \mathrm{MHZ}
\end{aligned}
$$

The maximum input range:

$$
\begin{aligned}
\mathrm{F}_{\text {REF_MAX }} & =360 \div 8 \\
& =43.75 \mathrm{MHZ}
\end{aligned}
$$

If divide by sixteen is selected, a lower range of input frequency is allowed ( $12.5-22 \mathrm{MHZ}$ ). This analysis reveals that if lower input frequency is available, FBsel must be connected to GND. On the other hand, higher input frequencies require FBsel to be connected to VDD.

In practical applications, it is always the output frequency that is known and one must work backwards to determine the input and VCO frequencies. The best approach to explain is by an example. Assume an application requires the following output frequencies:

$$
\begin{array}{ll}
\text { QA } & =133.33 \mathrm{MHZ} \\
\text { QB } & =66.66 \mathrm{MHZ} \\
\text { QC \& QD } & =33.33 \mathrm{MHZ}
\end{array}
$$

The following connection is used:

$$
\begin{array}{ll}
\text { DIV_SEL A } & =0 ; \mathrm{P}=2 \\
\text { DIV_SEL B } & =0 ; \mathrm{Q}=4 \\
\text { DIV_SEL C \& D } & =1 ; \mathrm{R}=\mathrm{S}=8
\end{array}
$$

To calculate the VCO frequency, we find the output that requires the highest frequency and used the following equation. In this case, it will be QA output.

$$
\begin{aligned}
\mathrm{F}_{\mathrm{VCO}} & =\mathrm{P} \bullet \mathrm{QA} \\
& =2 \bullet 133.33 \mathrm{MHZ} \\
& =266.66 \mathrm{MHZ}
\end{aligned}
$$

To determine the input frequency, we will use Equation 2, and set " N " to 16 :

$$
\begin{aligned}
\mathrm{F}_{\text {REF }} & =266.66 \mathrm{MHZ} \div 16 \\
& =16.66 \mathrm{MHZ}
\end{aligned}
$$

Note, divide by eight could also have been used. The only difference is that it would require an input clock of 33.33MHZ rather than 16.66 MHZ .

## Mechanical Dimensions

## 32-Pin LQFP

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | 0.063 | - | 1.60 |  |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 |  |
| A2 | 0.053 | 0.057 | 1.35 | 1.45 |  |
| B | 0.012 | 0.018 | 0.30 | 0.45 | 7 |
| C | - | 0.004 | - | 0.10 |  |
| D/E | 0.354 BSC |  | 9.00 BSC |  |  |
| D1/E1 | 0.276 BSC |  | 7.00 BSC |  | 2 |
| e | 0.032 BSC |  | 0.800 BSC |  |  |
| L | 0.018 | 0.030 | 0.45 | 0.75 | 6 |
| N | 32 |  | 32 |  | 4 |
| ND | 8 |  | 8 |  | 5 |
| $\alpha$ | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |
| ccc | - | 0.004 | - | 0.10 |  |

## Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Dimensions "D1" and "E1" do not include mold protrusion.
3. Pin 1 identifier is optional.
4. Dimension N : number of terminals.
5. Dimension ND: Number of terminals per package edge.
6. "L" is the length of terminal for soldering to a substrate.
7. "B" includes lead finish thickness.


## Ordering Information

| Product Number | Package Description | Package Marking |
| :--- | :---: | :---: |
| FMS7950KWC | LQFP-32 | 7950KWC |
| FMS7950KWCX | LQFP-32 w/T+R | 7950KWC |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
