

HT6116-70 CMOS 2K×8-Bit SRAM

Features

- Single 5V power supply
- Low power consumption - Operating: 400mW (Typ.)
- Standby: 5µW (Typ.)
 70ns (Max.) high speed access time
- Power down by pin CS
- TTL compatible interface levels

General Description

The HT6116-70 is a 16384-bit static random access memory. It is organized with 2048 words of 8 bits in length, and operates with a single 5V power supply. The IC is built with a high performance CMOS $0.8\mu m$ process in order to obtain a low standby current and high reliability. The IC contains six-transistor full CMOS mem-

- Fully static operation
- Memory expansion by pin \overline{OE}
- Common I/O using tri-state outputs
- Pin-compatible with standard 2K×8 bits of EPROM/MASK ROM
- 24-pin DIP/SDIP/SOP package

ory cells and TTL compatible inputs and outputs, which are easily interface with common system bus structures. The Data bus of the HT6116-70 is designed as a tri-state type. The IC is in the standby mode if the $\overline{\text{CS}}$ pin is set to "high".

Pin Assignment

			-					
A7 [1	24						
A6 [2	23	D A8					
A5 [3	22	🗆 A9					
A4 [4	21	$\Box \overline{WE}$					
A3 [5	20						
A2 [6	19	🗆 A10					
A1 [7	18						
A0 [8	17	D D7					
D0 [9	16	D D6					
D1 [10	15	🗆 D5					
D2 [11	14	D D4					
vss [12	13	🗆 D3					
HT6116-70								
- 2								
- 2	- 24 DIF/301P/30P							

Block Diagram

1





Pin Description

Pin No.	Pin Name	I/O	Description
8~1, 23, 22, 19	A0~A7 A8, A9, A10	Ι	Address inputs
9~11 13~17	D0~D2 D3~D7	I/O	Data inputs and outputs
12	VSS	Ι	Negative power supply, usually connected to the ground
18	CS	Ι	Chip select signal pin When this signal is high, the chip is in the standby mode. The chip is in the active mode, if \overline{CS} is low.
20	ŌĒ	Ι	Output enable signal pin
21	WE	Ι	Write enable signal pin
24	VDD	Ι	Positive power supply

Absolute Maximum Ratings*

Supply Voltage0.3V to +7.0V	Storage Temperature50°C to +125°C
Input Voltage $V_{SS}0.3V$ to $V_{DD}\mbox{+-}0.3V$	Operating Temperature40°C to +85°C

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

(Ta=25°C	")
----------	----

Sampleal	Denemator	Test Conditions		Min	T	Man	TI
Symbol	Parameter	V _{DD}	Conditions	wiin.	тур.	max.	Unit
V _{DD}	Operating Voltage	_	—	4.5	5.0	5.5	V
ILI	Input Leakage Current	5V	V _{IN} =0 to V _{DD}	_	0.1	10	μΑ
ILO	Output Leakage Current	5V	Vo=0 to VDD	_	0.1	10	μΑ
IDD	Operating Current	5V	V _{IH} =2.2V, V _{IL} =0.8V In write mode, t _{WC} =1µs.	_	45	90	mA
		5V	V_{IH} =2.2V, V_{IL} =0.8V In read mode, t_{RC} =1 μ s.	_	80	90	mA
ISTB	Standby Current	5V	V _{IH} =2.2V, V _{IL} =0.8V (TTL Input)	_	0.8	1.5	mA
		5V	V _{IH} =4.8V, V _{IL} =0.2V (CMOS Input)	_	0.1	3	μΑ

2



Symbol	Donomoton	Test Conditions		Min	T	Man	T Inc #4
Symbol	I al ameter	VDD	Conditions	WIIII.	тур.	Max.	Unit
VIH	Input Voltogo	5V		2.2	2	5.3	V
V _{IL}	input voltage	5V		-0.3	0.2	0.8	V
I _{OH}	Output Source Current	5V	V _{OH} =4.5V	-1.2	-6.2	_	mA
IOL	Output Sink Current	5V	V _{OL} =0.5V	4.8	14.5	_	mA

A.C. Test Conditions

Item	Condition
Input pulse high level	V _{IH} =3V
Input pulse low level	V _{IL} =0V
Input and output reference level	1.5V
Output load	See Figures below

3



Output Load



Output Load for tclz, tolz, tchz, tohz, twhz and tow



A.C. Characteristics

Read	cycle

(V_{DD}=5V±10%, GND=0V, Ta=-40°C to +85°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{RC}	Read Cycle Time	70	36	—	ns
t _{AA}	Address Access Time		35	70	ns
tacs	Chip Select Access Time		35	70	ns
toE	Output Enable to Output Valid		12	40	ns
t _{OH}	Output Hold from Address Change	10	12		ns
t _{CLZ}	Chip Enable to Output in Low-Z	10	_	_	ns
tolz	Output Enable to Output in Low-Z	10	_	_	ns
t _{OHZ}	Output Disable to Output in High–Z	0	—	30	ns
t _{CHZ}	Chip Disable to Output in High-Z	0	—	30	ns

Note: 1. A read occurs during the overlap of a low \overline{CS} and a high \overline{WE}

2. t_{CHZ} and t_{OHZ} are specified by the time when data out is floating

Write cycle	9	(V _{DD} =5V±10%, GND=0V, Ta=-40°C to			
Symbol	Parameter	Min.	Тур.	Max.	Unit
twc	Write Cycle Time	70	36	_	ns
t _{DW}	Data Set up Time	20	18	_	ns
t _{DH}	Data Hold Time from Write Time	5	0	_	ns
t _{AW}	Address Valid to End of Write	50	15	_	ns
tas	Address Setup Time	20	14		ns
t _{WP}	Write Pulse Width	25	0	_	ns
t _{WR}	Write Recovery Time	5	_	_	ns
tcw	Chip Selection to End of Write	35	_	_	ns
tow	Output Active from End of Write	5	_	_	ns
t _{OHZ}	Output Disable to Output in High-Z	0	_	40	ns
twnz	Write to Output in High-Z	0	_	50	ns

Note: 1. A write cycle occurs during the overlap of a low \overline{CS} and a low \overline{WE}

2. \overline{OE} may be both high and low in a write cycle

3. t_{AS} is specified from \overline{CS} or \overline{WE} , whichever occurs last

4. twp is an overlap time of a low \overline{CS} and a low \overline{WE}

5. twr, t_{DW} and t_{DH} is specified from \overline{CS} or \overline{WE} , whichever occurs first

6. t_{WHZ} is specified by the time when DATA OUT is floating, not defined by output level

4

7. When I/O pins are data output mode, don't force inverse signals to those pins



Functional Description

The HT6116-70 is a 2K×8 bit SRAM. When the CS pin of the chip is set to "low", data can be written in or read from eight data pins; otherwise, the chip is in the standby mode. During a write cycle, the data pins are defined as the input state by setting the $\overline{\text{WE}}$ pin to low. Data should be ready before the rising edge of the $\overline{\text{WE}}$ pin according to the timing of the writing cycle. While in the read cycle, the \overline{WE} pin is set to high and the \overline{OE} pin is set to low to define the data pins as the output state. All data pins are defined as a three-state type, controlled by the \overline{OE} pin. In both cycles (namely, write and read cycles), the locations are defined by the address pins A0~A10. The following table illustrates the relations of WE, OE, CS and their corresponding mode.

CS	OE	WE	Mode	D0~D7
Н	Х	Х	Standby	High–Z
L	L	Н	Read	Dout
L	Н	Н	Read	High–Z
L	Х	L	Write	Din

where X stands for "don't care". H stands for high level L stands for low level.

Timing Diagrams



5



Read cycle ^(1, 2, 4)



Read cycle ^(1, 3, 4)



Notes: (1) $\overline{\text{WE}}$ is high during the Read cycle

- (2) Device is continuously enabled, $\overline{CS}=V_{IL}$
- (3) Address is valid prior to or coincident with the $\overline{\text{CS}}$ transition low.

6

- (4) $\overline{OE} = V_{IL}$
- (5) Transition is measured $\pm 500 mV$ from the steady state.



HT6116-70





Write cycle 2 $^{(1, 6)}$



Notes: (1) $\overline{\text{WE}}$ must be high during all address transitions.

- (2) A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- (3) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
- (4) During this period, I/O pins are in the output state, so the input signals of the opposite phase to the outputs must not be applied.
- (5) If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, outputs remain in a high impedance state.

7



- (6) \overline{OE} is continuously low (\overline{OE} =V_{IL}).
- (7) D_{OUT} is at the same phase of the write data of this write cycle.
- (8) D_{OUT} is the read data of the next address.
- (9) If \overline{CS} is low during this period, I/O pins are in the output state; then the data input signals of the opposite phase to the outputs must not be applied to them.
- (10) Transition is measured \pm 500mV from the steady state.

Data Rentention Characteristics

 $(Ta=-40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{DR}	$V_{\mbox{\scriptsize DD}}$ for Data Retention	$\overline{CS} \geq V_{DD}\text{-}0.2V$	2	5.5	V
I _{CCDR}	Data Retention Current	$\label{eq:VDD} \begin{split} V_{DD}{=}&3V,\overline{CS}\geq V_{DD}{-}0.2V\\ V_{IN}\geq V_{DD}{-}0.2V \text{ or } V_{IN}\leq 0.2V \end{split}$	_	50	μΑ
tcdr	Chip Disable Data Retention Time	See Retention Timing	0	_	ns
t _R	Operation Recovery Time	See Retention Timing	t _{RC} *	_	ns

8

*t_{RC}=Read Cycle Time

Low V_{DD} Data Retention Timing





Characteristic Curves



3rd July '97

9





3rd July '97

10