
## **SIEMENS**



# Microcomputer Components

SAB 80C517A/83C517A-5 8-Bit CMOS Single-Chip Microcontroller

#### Edition 05.94

This edition was realized using the software system FrameMaker<sup>®</sup>.

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1994. All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

## Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

SAB 80C517 Revision His	7A/83C517A-5 story: 05.94							
	-							
Previous Ver	rsion: 11.92							
Page	Subjects (major changes since last revision 11.92)							
3-8	S0RELL adresses corrected							
4-1	HWPD pin number corrected							
5-3	$T_{\rm S}/T_{\rm C}$ in table 5-1 corrected							
5-10/5-11	CC4EN bit names and table 5-3 corrected							
Device Spec	cifications SAB 80C517A/83C517A-5							
Revision His	story: 05.94							
Previous Rel	eases: 01.94/08.93/11.92/10.91/04.91							
Page	Subjects (changes since last revision 04.91)							
5	Pin configuration P-MQFP-100-2 added							
4	Pin differences updated							
6-14	Pin numbers for P-MQFP-100-2 package added							
several	Correction of P-MRFP-100 into P-MQFP-100-2							
2	Ordering information for – 40 to + 110 °C versions							
25,26,30	Correction of register names S0RELL, SCON, ADCON, ICRON and SBUF							
33	Figure 4 corrected							
39	Figure 8 corrected							
57	PE/SWD function description completed							
60	Correct ordering numbers							
62	Test condition for $V_{\text{OH}}$ , $V_{\text{OH1}}$ corrected							
65	$t_{PXIZ}$ name corrected							
	$t_{\text{AVIV}}, t_{\text{AZPL}} \text{ values corrected}$							
several	Minimum clock frequence is now 3.5 MHz							
66 68	$t_{\text{QVWH}}$ (data setup before $\overline{\text{WR}}$ ) corrected and added							
00	t <sub>LLAX2</sub> corrected							
Page	Subjects (changes since last version 08.93)							
25	Corrected SFR name S0RELL							
51	Below "Termination of HWPD Mode": 4th paragraph with ident corrected							
65	Description of $t_{LLIV}$ corrected							
67	Program Memory Read Cycle: $f_{PXAV}$ added							
74	Oscillator circuit drawings: MQFP-100-2 pin numbers added.							
Page	Subjects (changes since last revision 01.94)							
	Minor changes on several pages							
17	Table 6 corrected							

47

Table 6 corrected


## **SIEMENS**

Conten	nts	Page
1	Introduction	1-1
2	Fundamental Structure	2-1
<b>3</b> 3.1 3.2	Memory Organization	3-2
3.3 3.4	Special Function Registers	3-4 3-9
3.4.1 3.4.2 3.4.3	Accesses to XRAM	3-15
<b>4</b> 4.1 4.2 4.3	System Reset	4-1 4-4
5 5.1 5.2 5.3 5.4 5.4.1 5.4.2 5.5	On-Chip Peripheral Components  Digital I/O Port Circuitry  10-bit A/D-Converter  Additional Compare Mode for the Concurrent Compare Unit  New Baud Rate Generators for Serial Channel 0 and Serial Channel 1  Serial Channel 0 Baud Rate Generator  Serial Channel 1 Baud Rate Generator  Modified Oscillator Watchdog Unit	5-1 5-3 5-8 5-14 5-14 5-17
6 6.1 6.2 6.3	Interrupt System  Additional Interrupt for Compare Registers CM0 to CM7  Interrupt Structure  Priority Level Structure	6-1 6-4
7	Device Specification	7-1

#### 1 Introduction

The SAB 80C517A is a superset of the high end microcontroller SAB 80C517.

While maintaining all architectural and operational characteristics of the SAB 80C517 the SAB 80C517A incorporates more on-chip RAM as well as some enhancements in the compare / capture unit. The oscillator watchdog got an improved functionality. Also the operating frequency is higher than that of the SAB 80C517.



#### SAB 80C517A / 83C517A-5

In this manual, any reference made to the SAB 80C517A applies to both versions, the SAB 80C517A and the SAB 83C517A-5, unless otherwise noted. Furthermore only new features of the SAB 80C517A in addition to the features of the SAB 80C517A/83C517A-5 are described. For additional reference, the user's manual of the SAB 80C517/80C537 (Ord. No. B258-H6075-G1-X-7600) should be used.

Listed below is a summary of the main features of the SAB 80C517A:

- SAB 80C517A/83C517A-5, up to 18 MHz operation frequency
- 32 K×8 ROM (SAB 83C517A-5 only, ROM-Protection available)
- 256×8 on-chip RAM
- 2K×8 on-chip RAM (XRAM)
- Superset of SAB 80C51 architecture:
  - 1 µs instruction cycle time at 12 MHz
  - 666 ns instruction cycle time at 18 MHz
  - 256 directly addressable bits
  - Boolean processor
  - 64 Kbyte external data and program memory addressing
- Four 16-bit timer/counters
- Powerful 16-bit compare/capture unit (CCU) with up to 21 high-speed or PWM output channels and 5 capture inputs
- Versatile "fail-safe" provisions

- Fast 32-bit division, 16-bit multiplication, 32bit normalize and shift by peripheral MUL/ DIV unit (MDU)
- Eight data pointers for external memory addressing
- Seventeen interrupt vectors, four priority levels selectable
- genuine 10-bit A/D converter with 12 multiplexed inputs
- Two full duplex serial interfaces with programmable Baudrate-Generators
- Fully upward compatible with SAB 80C515, SAB 80C517, SAB 80C515A
- Extended power saving modes
- Fast Power-On Reset
- Nine ports: 56 I/O lines, 12 input lines
- Three temperature ranges available:

0 to 70 °C (T1)

 $-40 \text{ to} + 85 ^{\circ}\text{C}$  (T3)

 $-40 \text{ to} + 110 \,^{\circ}\text{C}$  (T4)

• Plastic packages: P-LCC-84

P-MQFP-100-2

The pin functions of the SAB 80C517A are identical with those of the SAB 80C517/80C537 with one exception:

Package	SAB 80C517A	SAB 80C517 / 80C537
PLCC-84/60		
PMRFP-100/72	HWPD	$V_{ m SS}$

#### 2 Fundamental Structure

The SAB 80C517A/83C517A-5 is a high-end member of the Siemens SAB 8051 family of microcontrollers. It is designed in Siemens ACMOS technology and based on the SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.

While maintaining all the SAB 80C517 features and operating characteristics the SAB 80C517A is expanded in its "fail-safe" characteristics and timer capabilities.

Furthermore, the SAB 80C517A additionally contains 2 kByte of on-chip RAM (called XRAM), a 10bit A/D converter with 12 multiplexed inputs, enhanced Baud Rate Generators and the capabilities of the Compare Capture Unit are improved.

The SAB 80C517A is identical with the SAB 83C517A-5 except that it lacks the on-chip program memory. The SAB 80C517A / 83C517A-5 is supplied in a 84-pin plastic leaded chip carrier package (P-LCC-84) and in a 100-pin plastic metric rectangular flat package (P-MRFP-100).

The essential enhancements to the SAB 80C517 are:

- Additional 2KByte RAM on chip.
- 32 kByte on-chip program memory (SAB 83C517A-5 only)
- 12-channel 10-bit A/D Converter
- Additional Compare Mode for Concurrent Compare function at Port 5; up to eight pins on P5 can be either set or reset on a compare match in two additional compare registers.
- Dedicated interrupt vector for the 16-bit compare registers CM0-CM7: Interrupt requested on a compare match in one of the eight compare channels (eight request flags are available)
- New baud rate generator for Serial Channel 0
- Expanded baud rate range for Serial Channel 1
- Hardware controlled Power Down Mode
- Improved functionality of the Oscillator Watchdog
- High speed operation of the device (up to 18 MHz crystal frequency)

Figure 2-1 shows a block diagram of the SAB 80C517A




Figure 2-1, Block Diagram of the SAB 80C517A

#### 3 Memory Organization

According to the SAB 8051 architecture, the SAB 80C517A has separate address spaces for program and data memory. **Figure 3-1** illustrates the mapping of address spaces.




Figure 3-1 Memory Map

#### 3.1 Program Memory, ROM Protection

The SAB 83C517A-5 has 32 Kbyte of on-chip ROM, while the SAB 80C517A has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin EA controls whether program fetches below address 8000H are done from internal or external memory.

As a new feature the SAB 83C517A-5 offers the possibillity of protecting the internal ROM against unauthorized access. This protection is implemented in the ROM-Mask. Therefore, the decision ROM-Protection 'yes' or 'no' has to be made when delivering the ROM-Code. Once enabled, there is no way of disabling the ROM-Protection.

Effect: The access to internal ROM done by an externally fetched MOVC instruction is disabled. Nevertheless, an access from internal ROM to external ROM is possible.

To verify the read protected ROM-Code a special ROM-Verify-Mode is implemented. This mode also can be used to verify unprotected internal ROM.

ROM-Protection	ROM-Verification Mode (see 'AC Characteristics')	Restrictions
no	ROM-Verification Mode 1 (standard 8051 Verification Mode) ROM-Verification Mode 2	_
yes	ROM-Verification Mode 2	<ul> <li>standard 8051 Verification</li> <li>Mode is disabled</li> <li>externally applied MOVC</li> <li>accessing to internal ROM</li> <li>is disabled</li> </ul>

#### 3.2 Data Memory

The data memory space consists of an internal and an external memory space. The SAB 80C517A contains another 2 kByte of On-Chip RAM above the 256 Bytes internal RAM of the base type SAB 80C517. This RAM is called XRAM in this document.

- External Data Memory
  - Up to 64 Kbyte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions in combination with registers R0 and R1 can be used. A 16-bit external memory addressing is supported by eight 16-bit datapointers. Registers XPAGE and SYSCON are controlling whether data fetches at addresses F800<sub>H</sub> to FFFF<sub>H</sub> are done from internal XRAM or from external data memory.
- Internal Data Memory

The internal data memory is divided into four physically distinct blocks:

- the lower 128 bytes of RAM including four banks containing eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area
- a 2Kx8 area which is accessed like external RAM (MOVX-instructions), called XRAM implemented on chip at the address range from F800<sub>H</sub> to FFFF<sub>H</sub>. Special Function Register SYSCON controls whether data is read or written (to) XRAM or external RAM

#### 3.3 Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The 81 special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. All special function registers are listed in **table 3-1** and **table 3-2**.

In **table 3-1** they are organized in numeric order of their addresses. In **table 3-2** they are organized in groups which refer to the functional blocks of the SAB 80C517A.

**Table 3-1, Special Function Register** 

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 <sub>H</sub>	P0 ¹)	FFH	A0 <sub>H</sub>	P2 ¹)	FF <sub>H</sub>
81 <sub>H</sub>	SP	07 <sub>H</sub>	A1 <sub>H</sub>	COMSETL	00 <sub>H</sub>
82 <sub>H</sub>	DPL	00H	A2 <sub>H</sub>	COMSETH	00H
83 <sub>H</sub>	DPH	00H	A3 <sub>H</sub>	COMCLRL	00H
84 <sub>H</sub>	(WDTL)		A4 <sub>H</sub>	COMCLRH	00H
85 <sub>H</sub>	(WDTH)	_	A5 <sub>H</sub>	SETMSK	00H
86 <sub>H</sub>	WDTREL	00 <sub>H</sub>	A6 <sub>H</sub>	CJRMSK	00 <sub>H</sub>
87 <sub>H</sub>	PCON	00H	A7 <sub>H</sub>	_	_
88 <sub>H</sub>	TCON 1)	00 <sub>H</sub>	A8 <sub>H</sub>	IEN0 1)	00 <sub>H</sub>
89 <sub>H</sub>	TMOD	00H	A9H	IP0	00H
8A <sub>H</sub>	TL0	00H	AAH	SORELL	D9H
8BH	TL1	00H	ABH	_	_ ''
8CH	TH0	00H	ACH	_	_
8D <sub>H</sub>	TH1	00H	ADH	_	_
8E <sub>H</sub>	_	- ''	AEH	_	_
8FH	_	_	AFH	_	_
90 <sub>H</sub>	P1 ¹)	FFH	B0 <sub>H</sub>	P3 <sup>1)</sup>	FFH
91 <sub>H</sub>	XPAGE	00H	B1 <sub>H</sub>	SYSCON	XXXX XX01 <sub>B</sub>
92 <sub>H</sub>	DPSEL	XXXXX000 <sub>B</sub>	B2 <sub>H</sub>	_	_
93 <sub>H</sub>	_	_	B3 <sub>H</sub>	_	_
94 <sub>H</sub>	_	_	B4 <sub>H</sub>	_	_
95 <sub>H</sub>	_	_	B5 <sub>H</sub>	_	_
96 <sub>H</sub>	_	_	B6 <sub>H</sub>	_	_
97 <sub>H</sub>	-	_	B7 <sub>H</sub>	_	_
98 <sub>H</sub>	S0CON 1)	00 <sub>H</sub>	B8 <sub>H</sub>	IEN1 1)	00 <sub>H</sub>
99 <sub>H</sub>	S0BUF	XXH	в9 <sub>Н</sub>	IP1	XX00 0000 <sub>B</sub>
9A <sub>H</sub>	IEN2	XX00 00X0B	BAH	S0RELH	XXXX XX11B
9B <sub>H</sub>	S1CON	0X00 0000B	BBH	S1RELH	XXXX XX11B
9CH	S1BUF	XXH	BCH	_	-
9DH	S1RELL	00H	BD <sub>H</sub>	_	_
9E <sub>H</sub>	_	-	BE <sub>H</sub>	_	_
9FH	_	_	BFH	_	_

<sup>1):</sup> Bit-addressable Special Function Register

Table 3-1, Special Function Register (cont´d)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
C0 <sub>H</sub>	IRCON0 1)	00 <sub>H</sub>	E0 <sub>H</sub>	ACC 1)	00 <sub>H</sub>
C1 <sub>H</sub>	CCEN	00H	E1 <sub>H</sub>	CTCON	0X00 0000 <sub>B</sub>
C2 <sub>H</sub>	CCL1	00H	E2H	CML3	00 <sub>H</sub>
C3 <sub>H</sub>	CCH1	00H	E3 <sub>H</sub>	CMH3	00H
C4 <sub>H</sub>	CCL2	00H	E4H	CML4	00H
C5 <sub>H</sub>	CCH2	00 <sub>H</sub>	E5 <sub>H</sub>	CMH4	00 <sub>H</sub>
C6H	CCL3	00 <sub>H</sub>	E6 <sub>H</sub>	CML5	00 <sub>H</sub>
C7 <sub>H</sub>	CCH3	00 <sub>H</sub>	E7 <sub>H</sub>	CMH5	00 <sub>H</sub>
C8 <sub>H</sub>	T2CON 1)	00 <sub>H</sub>	E8 <sub>H</sub>	P4 1)	FF <sub>H</sub>
C9 <sub>H</sub>	CC4EN	00H	E9 <sub>H</sub>	MD0	XXH
CAH	CRCL	00H	EAH	MD1	XXH
CB <sub>H</sub>	CRCH	00 <sub>H</sub>	EBH	MD2	XXH
CCH	TL2	00H	ECH	MD3	XXH
CDH	TH2	00H	EDH	MD4	XX <sub>H</sub>
CEH	CCL4	00H	EEH	MD5	XXH
CFH	CCH4	00H	EFH	ARCON	0XXX XXXX <sub>B</sub>
D0 <sub>H</sub>	PSW 1)	00 <sub>H</sub>	F0	B 1)	00 <sub>H</sub>
D1 <sub>H</sub>	IRCON1	00H	F1 <sub>H</sub>	_	- ''
D2 <sub>H</sub>	CML0	00H	F2 <sub>H</sub>	CML6	00 <sub>H</sub>
D3 <sub>H</sub>	CMH0	00 <sub>H</sub>	F3 <sub>H</sub>	CMH6	00 <sub>H</sub>
D4 <sub>H</sub>	CML1	00 <sub>H</sub>	F4 <sub>H</sub>	CML7	00 <sub>H</sub>
D5 <sub>H</sub>	CMH1	00 <sub>H</sub>	F5 <sub>H</sub>	CMH7	00 <sub>H</sub>
D6 <sub>H</sub>	CML2	00 <sub>H</sub>	F6H	CMEN	00 <sub>H</sub>
D7 <sub>H</sub>	CMH2	00 <sub>H</sub>	F7 <sub>H</sub>	CMSEL	00 <sub>H</sub>
D8 <sub>H</sub>	ADCON0 1)	00 <sub>H</sub>	F8 <sub>H</sub>	P5 <sup>1)</sup>	FFH
D9H	ADDATH	00H	F9H	_	
$DA_H$	ADDATL	00 <sub>H</sub>	FAH	P6	FFH
DBH	P7	XXH	FBH	_	_
DCH	ADCON1	XXXX 0000 <sub>B</sub>	FCH	_	_
$DD_H$	P8	XXH	FDH	_	_
DEH	CTRELL	00 <sub>H</sub>	FEH	_	_
DFH	CTRELH	00 <sub>H</sub>	FFH	_	_

<sup>1):</sup> Bit-addressable Special Function Register

Table 3-1, Special Function Register (cont'd)

Block	Symbol	Name	Address	Contents after Reset
XRAM	XPAGE	Page Address. Reg. for extended onchip RAM	91 <sub>H</sub>	00 <sub>H</sub>
	SYSCON	XRAM Control Reg.	B1 <sub>H</sub>	XXXX XX01 <sub>B<sup>3)</sup></sub>
CPU	ACC B DPH DPL DPSEL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Data Pointer Select Register Program Status Word Register Stack Pointer	E0H <sup>1)</sup> F0H <sup>1)</sup> 83H 82H 92H D0H <sup>1)</sup>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XXXXXX000 <sub>B</sub> 3) 00 <sub>H</sub> 07 <sub>H</sub>
A/D- Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Register High Byte A/D Converter Data Register Low Byte	<b>D8H</b> <sup>1)</sup> DH D9H DAH	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Interrupt System	IEN0 CTCON <sup>2)</sup> IEN1 IEN2 IP0 IP1 IRCON0 IRCON1 TCON <sup>2)</sup>	Interrupt Enable Register 0 Com. Timer Control Register Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Interrupt Request Control Register Timer Control Register Timer 2 Control Register	A8H 1) E1H B8H 1) 9AH A9H B9H C0H 1) D1H 88H 1) 0C8H 1)	00 <sub>H</sub> 0X00 0000 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub> XX00 00X0 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub> XX00 0000 <sub>B</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
MUL/DIV Unit	ARCON MD0 MD1 MD2 MD3 MD4 MD5	Arithmetic Control Register Multiplication/Division Register 0 Multiplication/Division Register 1 Multiplication/Division Register 2 Multiplication/Division Register 3 Multiplication/Division Register 4 Multiplication/Division Register 5	EFH E9H EAH EBH ECH EDH EEH	0XXX XXXX <sub>B</sub> XX <sub>H</sub>
Compare/ Capture- Unit (CCU), Timer2	CCEN CC4EN CCH1 CCH2 CCH3 CCH4 CCL1	Comp./Capture Enable Reg. Comp./Capture 4 Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 4, High Byte Comp./Capture Reg. 1, Low Byte	C1 <sub>H</sub> C9 <sub>H</sub> C3 <sub>H</sub> C5 <sub>H</sub> C7 <sub>H</sub> CF <sub>H</sub> C2 <sub>H</sub>	00H 00H 00H 00H 00H 00H 00H

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate

**Table 3-1, Special Function Register** 

Block	Symbol	Name	Address	Contents after Reset
Compare/	CCL2	Comp./Capture Reg. 2, Low Byte	C4 <sub>H</sub>	00 <sub>H</sub>
Capture-	CCL3	Comp./Capture Reg. 3, Low Byte	C6H	00H
Unit (CCU)	CCL4	Comp./Capture Reg. 4, Low Byte	CEH	00H
(cont'd)	CMEM	Compare Enable Register	F6 <sub>H</sub>	00H
	CMH0	Compare Reg. 0, High Byte	D3 <sub>H</sub>	00H
	CMH1	Compare Reg. 1, High Byte	D5 <sub>H</sub>	00H
	CMH2	Compare Reg. 2, High Byte	D7H	00H
	CMH3	Compare Reg. 3, High Byte	E3 <sub>H</sub>	00H
	CMH4	Compare Reg. 4, High Byte	E5H	00H
	CMH5	Compare Reg. 5, High Byte	E7H	00H
	CMH6	Compare Reg. 6, High Byte	F3 <sub>H</sub>	00H
	CMH7	Compare Reg. 7, High Byte	F5 <sub>H</sub>	00H
	CML0	Compare Register 0, Low Byte	D2 <sub>H</sub>	00H
	CML1	Compare Register 1, Low Byte	D4 <sub>H</sub>	00H
	CML2	Compare Register 2, Low Byte	D6H	00H
	CML3	Compare Register 3, Low Byte	E2H	00H
	CML4	Compare Register 4, Low Byte	E4 <sub>H</sub>	00H
	CML5	Compare Register 5, Low Byte	E6H	00H
	CML6	Compare Register 6, Low Byte	F2 <sub>H</sub>	00H
	CML7	Compare Register 7, Low Byte	F4 <sub>H</sub>	00H
	CMSEL	Compare Input Select	F7 <sub>H</sub>	00H
	CRCH	Com./Rel./Capt. Reg. High Byte	CBH	00H
	CRCL	Com./Rel./Capt. Reg. Low Byte	CAH	00H
	COMSETL	Compare register, Low Byte	A1 <sub>H</sub>	00H
	COMSETH	Compare register, High Byte	A2 <sub>H</sub>	00 <sub>H</sub>
	COMCLRL	Compare register, Low Byte	A3 <sub>H</sub>	00H
	COMCLRH	Compare register, High Byte	A4 <sub>H</sub>	00H
	SETMSK	mask register, concerning COMSET	A5 <sub>H</sub>	00 <sub>H</sub>
	CLRMSK	mask register, concerning COMCLR	A6H	00H
	CTCON	Com. Timer Control Reg.	E1 <sub>H</sub>	0X00 0000 <sub>B</sub> 3)
	CTRELH	Com. Timer Rel. Reg., High Byte	DFH	00 <sub>H</sub>
	CTRELL	Com. Timer Rel. Reg., Low Byte	DEH	00H
	TH2	Timer 2, High Byte	CDH	00 <sub>H</sub>
	TL2	Timer 2, Low Byte	CCH	00H
	T2CON	Timer 2 Control Register	C8 <sub>H</sub> 1)	00 <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate

**Table 3-1, Special Function Register** 

Block	Symbol	Name	Address	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6 P7 P8	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 Port 7, Analog/Digital Input Port 8, Analog/Digital Input, 4-bit	80 <sub>H</sub> <sup>1)</sup> 90 <sub>H</sub> <sup>1)</sup> A0 <sub>H</sub> <sup>1)</sup> B0 <sub>H</sub> <sup>1)</sup> E8 <sub>H</sub> <sup>1)</sup> F8 <sub>H</sub> <sup>1)</sup> FA <sub>H</sub> DB <sub>H</sub> DD <sub>H</sub>	FFH FFH FFH FFH FFH FFH -
Pow. Save Modes	PCON	Power Control Register	87H	00 <sub>H</sub>
Serial Channels	ADCON0 2) PCON 2) S0BUF S0CON S0RELL S0RELH S1BUF S1CON S1RELL S1RELH	A/D Converter Control Reg. Power Control Register Serial Channel 0 Buffer Reg. Serial Channel 0 Control Reg. Serial Channel 0 Reload Reg., low byte Serial Channel 0 Reload Reg., high byte Serial Channel 1 Buffer Reg. Serial Channel 1 Control Reg. Serial Channel 1 Reload Reg., low byte Serial Channel 1 Reload Reg., high byte	<b>D8<sub>H</sub></b> <sup>1)</sup> 87 <sub>H</sub> 99 <sub>H</sub> 98 <sub>H</sub> <sup>1)</sup> 0AA <sub>H</sub> BA <sub>H</sub> 9C <sub>H</sub> 9B <sub>H</sub> 9D <sub>H</sub> BB <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> XX <sub>H</sub> 00 <sub>H</sub> D9 <sub>H</sub> XXXX XX11 <sub>B</sub> <sup>3)</sup> XX <sub>H</sub> <sup>3)</sup> 0X00 0000 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub> XXXX XX11 <sub>B</sub> <sup>3)</sup>
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 <sub>H</sub> <sup>1)</sup> 8C <sub>H</sub> 8D <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 89 <sub>H</sub>	00H 00H 00H 00H 00H 00H
Watchdog	IEN0 <sup>2)</sup> IEN1 <sup>2)</sup> IP0 <sup>2)</sup> IP1 <sup>2)</sup> WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	A8 <sub>H</sub> <sup>1)</sup> B8 <sub>H</sub> <sup>1)</sup> A9 <sub>H</sub> B9 <sub>H</sub> 86 <sub>H</sub>	00H 00H 00H XX00 0000B <sup>3)</sup>

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate

#### 3.4 Architecture for the XRAM

The contents of the XRAM is not affected by a reset or HW Power Down. After power-up the contents is undefined, while it remains unchanged during and after a reset or HW Power Down if the power supply is not turned off.

The additional On-Chip RAM is logically located in the "external data memory" range at the upper end of the 64 KByte address range (F800<sub>H</sub>-FFFF<sub>H</sub>). It is possible to enable and disable (only by reset) the XRAM. If it is disabled the device shows the same behaviour as the parts without XRAM, i.e. all MOVX accesses use the external bus to physically external data memory.

#### 3.4.1 Accesses to XRAM

Because the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM.

#### Note:

If a reset occurs during a write operation to XRAM, the effect on XRAM depends on the cycle which the reset is detected at (MOVX is a 2-cycle instruction):

Reset detection at cycle 1: The new value will not be written to XRAM. The old value is not affected.

Reset detection at cycle 2: The old value in XRAM is overwritten by the new value.

#### Accesses to XRAM using the DPTR

There are a Read and a Write instruction from and to XRAM which use one of the 16-bit DPTR for indirect addressing. The instructions are:

MOVX A, @DPTR (Read)
MOVX @DPTR, A (Write)

Normally the use of these instructions would use a physically external memory. However, in the SAB 80C517A the XRAM is accessed if it is enabled and if the DPTR points to the XRAM address space (DPTR  $\geq$  F800<sub>H</sub>).

## **SIEMENS**

#### Accesses to XRAM using the Registers R0/R1

The 8051 architecture provides also instructions for access to external data memory range which use only an 8-bit address (indirect addressing with registers R0 or R1). The instructions are:

In application systems, either a real 8-bit bus (with 8-bit address) is used or Port 2 serves as page register which selects pages of 256-Byte. However, the distinction, whether Port 2 is used as general purpose I/0 or as "page address" is made by the external system design. From the device's point of view it cannot be decided whether the Port 2 data is used externally as address or as I/0 data!

Hence, a special page register is implemented into the SAB 80C517A to provide the possibility of accessing the XRAM also with the MOVX @Ri instructions, i.e. XPAGE serves the same function for the XRAM as Port 2 for external data memory.

#### **Special Function Register XPAGE**

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. 91 <sub>H</sub>									XPAGE

The reset value of XPAGE is 00<sub>H</sub>.

XPAGE can be set and read by software.

**Figures 3-2** to **3-4** show the dependencies of XPAGE- and Port 2 - addressing in order to explain the differencies in accessing XRAM, ext. RAM or what is to do when Port 2 is used as an I/O-port.




Figure 3-2 Write Page Address to Port 2

MOV P2, pageaddress will write the page address to Port 2 and XPAGE-Register.

When external RAM is to be accessed in the XRAM address range (F800 $_H$  - FFFF $_H$ ) XRAM has to be disabled. When additional external RAM is to be addressed in an address range  $\leq$  XRAM (F800 $_H$ ) XRAM may remain being enabled and there is no need to overwrite XPAGE by a second move.




Figure 3-3 Write Page Address to XPAGE

The page address is only written to XPAGE-register. Port 2 is available for addresses or I/O-Data. See **figure 3-4** to see what happens when Port 2 is used as I/O-Port.




Figure 3-4 Use of Port 2 as I/O-Port

At a write to Port 2, XRAM address in XPAGE-register will be overwritten because of the concurrent write to Port 2 and XPAGE-register. So whenever XRAM is used and the XRAM address differs from the byte written to Port 2 latch it is absolutely nessesary to rewrite XPAGE with page address.

#### Example:

I/O-Data at Port 2 shall be 0AAH. A Byte shall be fetched from XRAM at address 0F830H

MOV R0, #30H

MOV P2, #0AAH ; P2 shows  $0AA_H$ 

MOV XPAGE, #0F8H ; P2 still shows 0AA<sub>H</sub> but XRAM is addressed

MOVX A, @R0 ; the contents of XRAM at 0F830<sub>H</sub> is moved to accu

### **SIEMENS**

The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri instructions. If the address formed from XPAGE and Ri is less than the XRAM address range, then an external access is performed. For the SAB 80C517A the contents of XPAGE must be greater or equal than F8<sub>H</sub> in order to use the XRAM. Of course, the XRAM must be enabled if it shall be used with MOVX @Ri instructions.

Thus, the register XPAGE is used for addressing of the XRAM; additionally its contents are used for generating the internal XRAM select. If the contents of XPAGE is less than the XRAM address range then an external bus access is performed where the upper address byte is provided by P2 and not by XPAGE!

Therefore, the software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used:

a) Access to XRAM: The upper address byte must be written to XPAGE or P2;

both writes selects the XRAM address range.

b) Access to external memory: The upper address byte must be written to P2; XPAGE

will be loaded with the same address in order to deselect

the XRAM.

The behaviour of Port0, Port2 and the RD/WR signals depends on the state of pin EA and on the control bits XMAP0 and XMAP1 in register SYSCON.

#### 3.4.2 Control of XRAM in the SAB 80C517A

There are two control bits in register SYSCON which control the use and the bus operation during accesses to the additional On-Chip RAM in XDATA range (△ XRAM).

#### **Special Function Register SYSCON**

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. 0B1 <sub>H</sub>	_	_	_	_	_	_	XMAP1	XMAP0	SYSCON

Bit	Function
XMAP0	Global enable/disable bit for XRAM memory.  XMAP0 = 0: The access to XRAM (= On-Chip XDATA memory) is enabled.  XMAP0 = 1: The access to XRAM is disabled. All MOVX accesses are performed by the external bus.
XMAP1	Control bit for $\overline{RD}/\overline{WR}$ signals during accesses to XRAM; this bit has no effect if XRAM is disabled (XMAP0 = 1) or if addresses outside the XRAM address range are used for MOVX accesses.  XMAP1 = 0: The signals $\overline{RD}$ and $\overline{WR}$ are not activated during accesses to XRAM.  XMAP1 = 1: The signals $\overline{RD}$ and $\overline{WR}$ are activated during accesses to XRAM.

#### Reset value of SYSCON is XXXX XX01B.

The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM). If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external bus. In this case the SAB80C517A can't use the additional On-Chip RAM and is compatible with the types without XRAM.

A hardware protection is done by an unsymetric latch at XMAP0-bit. A unintentional disabling of XRAM could be dangerous since indeterminate values could be read from external bus. To avoid this the XMAP-bit is forced to '1' only by reset. Additional during reset an internal capacitor is loaded. So the reset state is a disabled XRAM. Because of the load time of the capacitor XMAP0-bit once written to '0' (that is, discharging capacitor) cannot be set to '1' again by software. On the other hand any distortion (software hang up, noise,...) is not able to load this capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after it was enabled is a reset.

The clear instruction for the XMAP0-bit should be integrated in the program initialization routine before XRAM is used. In extremely noisy systems the user may have redundant clear instructions.

The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the external  $\overline{RD}$  and  $\overline{WR}$  signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For debug purposes it might be useful to have these signals available. This is performed if XMAP1 is set.

#### 3.4.3 Behaviour of Port0 and Port2

The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register SYSCON and on the state of pin  $\overline{\text{EA}}$ . The **table 3-3** lists the various operating conditions. It shows the following characteristics:

- a) Use of P0 and P2 pins during the MOVX access.
  - Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the data read from the XRAM can not be seen on the bus.
  - I/0: The pins work as Input/Output lines under control of their latch.
- b) Activation of the  $\overline{RD}$  and  $\overline{WR}$  pin during the access.
- c) Use of internal or external XDATA memory.

The shaded areas describe the standard operation as each 80C51 device without on-chip XRAM behaves.

			EA = 0			<b>EA</b> = 1	
			XMAP1, XMAP0			XMAP1, XMAP0	
		00	10	X1	00	10	X1
MOVX	DPTR	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus
@DPTR		b)RD/WR active					
	XRAM	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory
	address	is used					
	range						
	DPTR	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→I/O	a)P0/P2→Bus	a)P0/P2→Bus
	ΛI	(WR-Data only)	(WR-Data only)			(WR-Data only)	
	XRAM	b)RD/WR	b)RD/WR active	b)RD/WR active	b)RD/WR	b)RD/WR active	b)RD/WR active
	address	inactive	c)XRAM is used	c) ext.memory	inactive	c)XRAM is used	c) ext.memory
	range	c)XRAM is used		is used	c)XRAM is used		is used
MOVX	XPAGE	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0→Bus
@ R:	٧	P2→I/0	P2→I/0	P2→I/0	P2→I/0	P2→I/0	P2→I/O
	XRAM	b)RD/WR active					
	addr.page	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory
	range	is used					
	XPAGE	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0/P2→I/O	a)P0→Bus	a)P0→Bus
	ΛΙ	(WR-Data only)	(WR-Data only)	P2→I/O		(WR-Data only)	P2→I/O
	XRAM	P2→I/O	P2→I/0			P2→I/0	
	addr.page	b)RD/WR	b)RD/WR active	b)RD/WR active	b)RD/WR	b)RD/WR active	b)RD/WR active
	range	inactive			inactive		
		c)XRAM is used	c)XRAM is used	c)ext.memory	c)XRAM is used	c)XRAM is used	c)ext.memory
				is used			is used

Table 3-3: Behaviour of P0/P2 and RD/WR During MOVX Accesses

modes compatible to 8051-family

#### 4.1 Additional Hardware Power Down Mode in the SAB 80C517A

The SAB 80C517A has an additional Power Down Mode which can be initiated by an external signal at a dedicated pin. This pin is labeled  $\overline{HWPD}$  and is a floating input line (active low). This pin substitutes one of the VSS pins of the base types SAB 80C517 (PLCC84: Pin60; P-MQFP-100-2: Pin36). Because this new power down mode is activated by an external hardware signal this mode is referred to as Hardware Power Down Mode in opposite to the program controlled Software Power Down Mode.

For a correct function of the Hardware Power Down Mode the oscillator watchdog unit including its internal RC oscillator is needed. Therefore this unit must be enabled by pin OWE (OWE = High), if the Hardware Power Down Mode shall be used. However, the control pin  $\overline{PE}/SWD$  has no control function for the Hardware Power Down Mode; it enables and disables only the use of all software controlled power saving modes (Slow Down Mode, Idle Mode, Software Power Down Mode).

The function of the new Hardware Power Down Mode is as follows:

The pin  $\overline{\text{HWPD}}$  controls this mode. If it is on logic high level (inactive) the part is running in the normal operating modes. If pin  $\overline{\text{HWPD}}$  gets active (low level) the part enters the Hardware Power Down Mode; as mentioned above this is independent of the state of pin  $\overline{\text{PE}}/\text{SWD}$ .

HWPD is sampled once per machine cycle. If it is found active, the device starts a complete internal reset sequence. This takes two machine cycles; all pins have their default reset states during this time. This reset has exactly the same effects as a hardware reset; i.e. especially the watchdog timer is stopped and its status flag WDTS is cleared. In this phase the power consumption is not yet reduced. After completion of the internal reset both oscillators of the chip are disabled, the on-chip oscillator as well as the oscillator watchdog's RC oscillator. At the same time the port pins and several control lines enter a floating state as shown in **table 4-1**. In this state the power consumption is reduced to the power down current IPD. Also the supply voltage can be reduced.

**Table 4-1** also lists the voltages which may be applied at the pins during Hardware Power Down Mode without affecting the low power consumption.

Table 4-1, Status of all Pins During Hardware Power Down Mode

Pins	Status	Voltage Range at Pin During HW-Power Down
P0, P1, P2, P3, P4, P5, P6, P7, P8	Floating outputs / Disabled input function	$V_{\rm SS} \le V_{\rm IN} \le V_{\rm CC}$
EA	active input	$V_{ m IN}$ = $V_{ m CC}$ or $V_{ m IN}$ = $V_{ m SS}$
PE/SWD	active input, Pull-up resistor disabled during HW power down	$V_{\rm IN} = V_{\rm CC}$ or $V_{\rm IN} = V_{\rm SS}$
XTAL1	active output	pin may not be driven
XTAL2	disabled input function	$V_{\rm SS} \le V_{\rm IN} \le V_{\rm CC}$
PSEN, ALE	Floating outputs / Disabled input function (for test modes only)	$V_{\rm SS} \le V_{\rm IN} \le V_{\rm CC}$
VAREF, VAGND	active supply pins	$V_{AGnd} \leq V_{IN} \leq V_{CC}$
OWE	active input; must be at high level for start-up after HW PD; pull up resistor disabled during HW-power down	$\begin{aligned} V_{\rm IN} &= V_{\rm CC} \\ \text{or} \\ (V_{\rm IN} &= V_{\rm SS}) \end{aligned}$
Reset	active input; must be on high level if HW PD is used	$V_{\text{IN}} = V_{\text{CC}}$
R0	Floating output	$V_{\rm SS} \leq V_{\rm IN} \leq V_{\rm CC}$

The power down state is maintained while pin HWPD is held active. If HWPD goes to high level (inactive state) an automatic start up procedure is performed:

- First the pins leave their floating condition and enter their default reset state as they
  had immediately before going to float state.
- Both oscillators are enabled (only if OWE = high). While the on-chip oscillator (with pins XTAL1 and XTAL2) usually needs a longer time for start-up, if not externally driven (with crystal approx. 1 ms), the oscillator watchdog's RC oscillator has a very short start-up time (typ. less than 2 microseconds).
- Because the oscillator watchdog is active it detects a failure condition if the on-chip oscillator hasn't yet started. Hence, the watchdog keeps the part in reset and supplies the internal clock from the RC oscillator.
- Finally, when the on-chip oscillator has started, the oscillator watchdog releases the part from reset after it performed a final internal reset sequence and switches the clock supply to the on-chip oscillator. This is exactly the same procedure as when the oscillator watchdog detects first a failure and then a recovering of the oscillator during normal operation. Therefore, also the oscillator watchdog status flag is set after restart from Hardware Power Down Mode.

When automatic start of the watchdog was enabled ( $\overline{PE}/SWD$  connected to  $V_{CC}$ ), the Watchdog Timer will start, too (with its default reload value for time-out period).

The SWD-Function of the PE/SWD Pin is sampled only by a hardware reset. Therefore at least one Power On Reset has to be performed.

#### 4.2 Hardware Power Down Reset Timing

Following figures are showing the timing diagrams for entering (**figure 4-1**) and leaving (**figure 4-2**) the Hardware Power Down Mode. If there is only a short signal at pin HWPD (i.e. HWPD is sampled active only once), then a complete internal reset is executed. Afterwards the normal program execution starts again (**figure 4-3**).

#### Note:

Delay time caused by internal logic is not included.

The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active during Hardware Power Down it is terminated and the device performs the normal reset function. Thus, pin Reset has to be inactive during Hardware Power Down Mode.




Figure 4-1
Timing Diagram of Entering Hardware Power Down Mode




Figure 4-2
Timing Diagram of Leaving Hardware Power Down Mode




Figure 4-3 Timing Diagram of Hardware Power Down Mode, HWPD-Pin is Active for only one cycle

### **SIEMENS**

#### 4.3 Fast internal Reset after Power-On

The SAB 80C517A can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Figure 4-4 shows the power-on sequence under control of the oscillator watchdog.

Normally the devices of the 8051 family (like the SAB 80C517) enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up time of the oscillator is relatively long (typ. 1ms). During this time period the pins have an undefined state which could have severe effects especially to actuators connected to port pins.

In the SAB 80C517A the oscillator watchdog unit can avoid this situation. For doing this, the oscillator watchdog must be enabled. In this case, after power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2 microseconds). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator because this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is detected the watchdog uses the RC oscillator output as clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state (see figure 4-4, I). The time period from power-on till reaching the reset state at the ports adds from the following terms:

 $\begin{array}{lll} - & RC \ oscillator \ start-up & < 2 \ \mu s \\ - & synchronization \ of \ the \ RC \ oscillators \ divider-by-5 & < 6 \ T \\ - & synchronization \ of \ the \ state \ and \ cycle \ counters & < 6 \ T \\ - & reset \ procedure \ till \ correct \ port \ states \ are \ reached & < 12T \end{array}$ 

Delay between power-on and correct reset state:

Typ.: 18 μs Max.: 34 μs

After the on-chip oscillator finally has started, the oscillator watchdog detects the correct function; then the watchdog still holds the reset active for a time period of 768 cycles of the RC oscillator in order to allow the oscillation of the on-chip oscillator to stabilize (**figure 4-4**, **II**). Subsequently the clock is supplied by the on-chip oscillator and the oscillator watchdog's reset request is released (**figure 4-4**, **II**). However, an externally applied reset still remains (**figure 4-4**, **IV**) active and the device does not start program execution (**figure 4-4**, **V**) before the external reset is also released.

Although the oscillator watchdog provides a fast internal reset it is additionally necessary to apply the external reset signal when powering up. The reasons are as follows:

- Termination of Hardware Power Down Mode (a HWPD signal is overridden by reset)
- Termination of Software Power Down Mode
- Reset of the status flag OWDS that is set by the oscillator watchdog during the power up sequence.

The external reset signal must be hold active at least until the on-chip oscillator has started and the internal watchdog reset phase is completed. An external reset time of more than 5 ms should be sufficient in typical applications. If only a capacitor at pin Reset is used a value of 100 nF provides the desired reset time.




Figure 4-4 Power-On of the SAB 80C517A

#### 5 On-Chip Peripheral Components

#### 5.1 Digital I/O Port Circuitry

To realize the Hardware Power Down Mode with floating Port pins in the SAB 80C517A/83C517A 5 the standard port structure used in the 8051 Family is modified (**figure 5-1**).

The FETs p4, p5 and n2 are added. During Hardware Power Down this FETs disconnect the port pins from internal logic.




Figure 5-1 Port Structure

## **On-Chip Peripheral Components**

## **SIEMENS**

P1 and p3 are not active during Hardware Power Down.

P1 is activated only for two oscillator periods if a 0-to-1 transition is programmed to the port pin (not possible during HWPD).

P3 is turned off during reset state (also HWPD).

For detailled description of the port structure please refer to the SAB 80C517/80C537 User's Manual.

#### 5.2 10-bit A/D-Converter

In the SAB 80C517A is a new high performance / high speed 12-channel 10-bit A/D-Converter is implemented. Its successive approximation techniqe provides 7  $\mu$ s conversion time ( $f_{OSC}$ =16 MHz). The conversion principle is upward compatible to the one used in the SAB 80C517. The major components are shown in **figure 5-1**.

The comparator is a fully differential comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted providing 10-bit resolution.

The **table 5-1** below shows the sample time  $T_{\rm S}$  and the conversion time  $T_{\rm C}$  (including  $T_{\rm S}$ ), which depend on  $f_{\rm OSC}$  and the selected prescaler (see also Bit ADCL in SFR ADCON 1).

**Table 5-1, ADC-Convertion Time** 

$f_{ m osc}[{ m MHz}]$	Prescaler	$f_{\sf ADC}[{\sf MHz}]$	T <sub>s</sub> [μ <b>s</b> ]	$T_{ m c}$ [ $\mu$ s] (incl. $T_{ m s}$ )
12	÷ 8	1.5	1.33	8
	÷ 16	0.75	2.8	16
16	÷ 8	2.0	2.0	7.0
	÷ 16	1.0	4.0	14.0
18	÷ 8	_	_	_
	÷ 16	1.125	3.555	12.4




Figure 5-1 10-Bit A/D-Converter


## Special Function Registers ADCON0, ADCON1

Bit No.	MSB 7	6	5	4	3	2	1	LSB 0	
Addr. 0D8 <sub>H</sub>	BD	CLK	ADEX	BSY	ADM	MX2	MX1	MX0	ADCON0
Bit No.	MSB 7	6	5	4	3	2	1	LSB 0	
Addr. 0DC <sub>H</sub>	ADCL				MX3	MX2	MX1	MX0	ADCON1
The	se bits ar	e not use	ed in conti	rolling A/I	O convert	er functio	ons in the	80C517	A

Bit	Function
ADEX	Internal / external start of conversion. When set, the external start of conversion by P6.0 / ADST is enabled.
BSY	Busy flag. This flag indicates whether a conversion is in progress (BSY = 1). The flag is cleared by hardware when the conversion is finished.
ADM	A/D Conversion mode. When set, a continous conversion is selected. If cleared, the converter stops after one conversion.
MX3 - MX0	Select 12 input channels of the ADC. Bits MX0 to MX2 con be written or read either in ADCON0 or in ADCON1.
ADCL	ADC Clock. When set $f_{\rm ADC} = f_{\rm OSC}$ / 16. Has to be set when $f_{\rm OSC}$ > 16 MHz

The reset value of ADCON0 and ADCON1 is 00H

### Special Function Register ADDATH, ADDATL



The reset value of ADDATH and ADDATL is 00<sub>H</sub>.

The registers **ADDATH** (0D9H) and **ADDATL** (0DAH) contain the 10-bit conversion result. The data is read as two 8-bit bytes. Data is presented in left justified format (i.e. the msb is the most left-hand bit in a 16-bit word). To get a 10-bit conversion result two READ operations are required. Otherwise ADDATH contains the 8-bit conversion result.

### A/D Converter Timing

After a conversion has been started (by a write to ADDATL, external start by P6.0/ADST or in continuous mode) the analog input voltage is sampled for 4 clock cycles. The analog source must be capable of charging the capacitor network of appr. 50 pF to full accuracy in this time. During this period the converter is susceptable to spikes and noise at the analog input, which may cause wrong codes at the digital outputs. Therefore RC-filtering at the analog inputs is recommended (see **figure 5-2** below).

Conversion of the sampled analog voltage takes place between the 4th an 14th clock cycle.




Figure 5-2
Recommended RC-filtering at the Analog Inputs

#### 5.3 Additional Compare Mode for the Concurrent Compare Unit

The SAB 80C517A has an additional compare mode (compare mode 2) in the Compare/Capture Unit which can be used for the Concurrent Compare Output at P5. In this compare mode 2 the P5 pins are no longer general purpose I/O pins or under control of compare/capture register CC4, but under control of the new compare registers COMSET and COMCLR. These both 16-bit registers are always associated with Timer 2 (same as CRC, CC1 to CC4). Each of these registers consists of two 8-bit portions, i.e COMSET consists of COMSETL (address 0A1<sub>H</sub>) and COMSETH (address 0A2<sub>H</sub>), COMCLR consists of COMCLRL (address 0A3<sub>H</sub>) and COMCLRH (address 0A4<sub>H</sub>)

In compare mode 2 the concurrent compare output pins on Port 5 are used as follows (see figure 5-3):

- When a compare match occurs with register COMSET, a high level appears at the pins of port
   5 whose corresponding bits in the mask register SETMSK (address 0A5<sub>H</sub>) are set.
- When a compare match occurs in register COMCLR, a low level appears at the pins of port 5 whose corresponding bits in the mask register CLRMSK (address 0A6<sub>H</sub>) are set.
- Additionally the Port 5 pins used for compare mode 2 may also be directly written to by write instructions to SFR P5. Of course, the pins can also be read under program control.

If compare mode 2 shall be selected register CC4 must operate in compare mode 1 (with the corresponding output pin P1.4); thus, compare mode 2 is selected by enabling compare function for register CC4 (COCAH4=1; COCAL4=0 SFR CC4EN) and by programming bits COCOEN0 and COCOEN1 in SFR CC4EN. Like in concurrent compare mode associated with CC4, the number of port pins at P5 which serve the compare output function can be selected by bits COCON0-COCON2 (in SFR CC4EN). If a set and reset request occurs at the same time (identical values in COMSET and COMCLR), the set operation takes precedence. It is also possible to use only the interrupts which are generated by matches in COMSET and COMCLR without affecting P5 ("software compare"). For this "interrupt-only" mode it is not necessary that the compare function at CC4 is selected.




Figure 5-3 Compare Mode 2 (Port 5 only)

## **Special Function Register CC4EN**

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
0C9 <sub>H</sub>	COCOEN1	COCON2	COCON1	COCON0	COCOEN0	COCAH4	COCAL4	СОМ0	CC4EN

Bit		Function
COCON2 COCON1 COCON0		Selects number of compare outputs at P5 (for compare modes 1 and 2); see table 2-2
COCAH4 COCAL4		Compare/capture mode for register CC4 and compare modes 1 and 2 at P5 Compare/capture at CC4 disabled Capture on falling/rising edge at pin P1.4/INT2/CC4
0	0	Compare enabled at CC4
0	1	Capture on write operation into register CCL4
1	0	
1	1	
COCOEN1 COCOEN0		Selection of compare modes 1 and 2 at P5; valid only in combination with certain configurations in COCAH4, COCAL4; see table 2-3 Setting of bit COCOEN0 automatically sets COM0
СОМО		Compare Mode for register CC4 COM0 = 0 selects compare mode 0 COM0 = 1 selects compare mode 1 Setting of bit COCOEN0 automatically sets COM0

The reset value of SFR CC4EN is  $00_{\mbox{H}}$ .

COCON2	COCON1	COCON0	Function
0	0	0	One additional output of CC4 at P5.0
0	0	1	Additional outputs of CC4 at P5.0 to P5.1
0	1	0	Additional outputs of CC4 at P5.0 to P5.2
0	1	1	Additional outputs of CC4 at P5.0 to P5.3
1	0	0	Additional outputs of CC4 at P5.0 to P5.4
1	0	1	Additional outputs of CC4 at P5.0 to P5.5
1	1	0	Additional outputs of CC4 at P5.0 to P5.6
1	1	1	Additional outputs of CC4 at P5.0 to P5.7

Table 5-3, Configurations for Concurrent Compare Mode and Compare Mode 2 at P5

COCAH4	COCAL4	COCOEN1	COCOEN0	Function of CC4	Function of Compare Modes at P5
0	0	0	0	Compare / Capture disabled	Disabled
0	0	1	0	Compare / Capture disabled	Compare mode 2 selected, but only interrupt generation (ICR, ICS); no output signals
0	0	1	1	Compare / Capture disabled	Compare Mode 2 selected at P5
0	1	0	0	Capture on falling/ rising edge at pin P1.4/INT2/CC4	Disabled
0	1	1	0	_	Compare modes 2 selected, but olny interrupt generation (ICR, ICS); no output signals at P5
1	0	0	0	Compare enable at CC4; Mode <sup>0</sup> / <sub>1</sub> is selected by COM0	Disabled
1	0	0	1	Compare mode 1 enabled at CC4; COM0 is automatically set	Concurrent compare (mode 1) selected at P5
1	0	1	0	Compare enable at CC4; mode $0/_1$ is selected by COM0	Compare mode 2 selected, but only interrupt generation (ICR, ICS); no output signals at P5
1	0	1	1	Compare mode 1 en- abled at CC4; COM0 is automatically set	Compare Mode 2 selected at P5
1	1	0	0	Capture on write operation into register CCL4	Disabled
1	1	1	0	Capture on write operation into register CCL4	Compare mode 2 selected, but only interrupt generation (ICR, ICS); no output signals at P5

The other combinations are reserved and must not be used.

The following **table 5-4** lists the SFR's with their addresses and default values after reset which are used in compare mode 2:

Table 5-4, Compare Mode 2, used SFR's and their default Reset Value

SFR	Address	Default Value after Reset
COMSETL	0A1 <sub>H</sub>	00 <sub>H</sub>
COMSETH	0A2 <sub>H</sub>	00 <sub>H</sub>
COMCLRL	0A3 <sub>H</sub>	00 <sub>H</sub>
COMCLRH	0A4 <sub>H</sub>	00 <sub>H</sub>
SETMSK	0A5 <sub>H</sub>	00 <sub>H</sub>
CLRMSK	0A6 <sub>H</sub>	00 <sub>H</sub>
CTCON	0E1 <sub>H</sub>	0X00 0000 <sub>B</sub>
CC4EN	0C9H	00 <sub>H</sub>

The compare registers COMSET and COMCLR have their dedicated interrupt vectors. The corresponding request flags are ICS for register COMSET and ICR for register COMCLR. The flags are set by a match in registers COMSET and COMCLR, when enabled. As long as the match condition is valid the request flags can't be reset (neither by hardware nor software). The request flags are located in SFR CTCON.

Special Function Register CTCON

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
0BA <sub>H</sub>	T2PS1	_	ICR	ISC	CTF	CLK2	CLK1	CLK0	CTCON

Bit	Function
CLK0 CLK1 CLK2 CTF	Same function as SAB 80C517
ICS	Interrupt request flag for Compare register COMSET. ICS is set when a compare match occured. Cleared when interrupt is processed.
ICR	Interrupt request flag for Compare register COMRES. ICR is set when a compare match occured. Cleared when interrupt is processed.
T2PS1	Prescaler select bit for Timer 2. See table 5-5

The default value of CTCON after reset is 0X00 0000B

#### **Extended Prescaler for Timer 2**

The prescaler for Timer 2 has an extended range. This prescaler divides the input clock for Timer 2 when it is operated in timer mode. In addition to the  $\div$  2 option there are now scale ratings of  $\div$  4 and  $\div$  8 available. The rate is selected by the control bits T2PS (T2CON.7) and T2PS1 (CTCON.7). **Table 5-5** lists all available options. This prescaler must not be used when Timer 2 is operated in counter mode.

Table 5-5, Timer 2 Prescaler

T2PS1 (CTCON.7)	T2PS (T2CON.7)	Prescaler Ratio
0	0	÷ 1
0	1	÷ 2
1	0	÷ 4
1	1	÷ 8

#### 5.4 New Baud Rate Generators for Serial Channel 0 and Serial Channel 1

#### 5.4.1 Serial Channel 0 Baud Rate Generator

The Serial Channel 0 has a new baud rate generator which provides greater flexibility and better resolution. It substitutes the 80C517's baud rate generator at Serial Channel 0 which provides only 4.8 kBaud or 9.6 kBaud at 12 MHz crystal frequency. Since the new generator offers greater flexibility it is often possible to use it instead of Timer1 which is then free for other tasks.

**Figure 5-4** shows a block diagram of the new baud rate generator for Serial Channel 0. It consists of a free running 10-bit timer with  $f_{OSC}$  /2 input frequency. On overflow of this timer there is an automatic reload from the registers S0RELL (address AA<sub>H</sub>) and S0RELH (address BA<sub>H</sub>). The lower 8 bits of the timer are reloaded from S0RELL, while the upper two bits are reloaded from bit 0 and 1 of register S0RELH. The baud rate timer is reloaded by writing to S0RELL.





Figure 5-4
Baud Rate Generator for Serial Interface 0

The default value after reset of S0RELL is 0D9<sub>H</sub>, S0 RELH contains XXXX XX11B.

## Special Function Register S0RELH, S0RELL



Bit	Function
S0RELH.0-1	Reload value. Upper two bits of the timer reload value.
S0RELL.0-7	Reload value. Lower 8 bit of timer reload value.

Reset value of S0RELL is  $0D9_{\mbox{\scriptsize H}}$ , S0RELH contains XXXX XXX11B.

**Figure 5-5** shows a block diagram of the options available for baud rate generation of Serial Channel 0. It is a fully compatible superset of the functionality of the SAB 80C517. The new baud rate generator can be used in modes 1 and 3 of the Serial Channel 0. It is activated by setting bit BD (ADCON0.7). This also starts the baud rate timer. When Timer1 shall be used for baud rate generation, bit BD must be cleared. In any case, bit SMOD (PCON.7) selects an additional divider by two.

The default values after reset in registers S0RELL and S0RELH provide a baud rate of 4.8 kBaud (with SMOD = 0) or 9.6 kBaud (with SMOD = 1) at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C517.




Figure 5-5
Block Diagram of Baud Rate Generation for Serial Interface 0

If the new baud rate generator is used the baud rate of Serial Channel 0 in Mode 1 and 3 can be determined as follows:

Mode 1, 3 baud rate = 
$$\frac{2^{SMOD} \times oscillator frequency}{64 \times (2^{10} - SOREL)}$$

with SOREL = SORELH.1 -0, SORELL.7 -0

#### 5.4.2 Serial Channel 1 Baud Rate Generator

A new baud rate generator for Serial Channel 1 now offers a wider range of selectable baud rates. Especially a baud rate of 1200 baud can be achieved now.

The baud rate generator itself is identical with the one used for Serial Channel 0. It consists of a free running 10-bit timer with  $F_{OSC}$  /2 input frequency. On overflow of this timer there is an automatic reload from the registers S1RELL (address 9D<sub>H</sub>) and S1RELH (address BB<sub>H</sub>). The lower 8 bits of the timer are reloaded from S1RELL, while the upper two bits are reloaded from bit 0 and 1 of register S1RELH. The baud rate timer is reloaded by writing to S1RELL.

The baud rate in mode A and B can be determined by the following formula:

Mode A, B baud rate = 
$$\frac{\text{oscillator frequency}}{32 \times (2^{10} - \text{S1REL})}$$

with S1REL = S1RELH.1 - 0, S1RELL.7 - 0

Figure 5-6 shows a block diagram of the baud rate generator for Serial Interface 1.





Figure 5-6
Baud Rate Generator for Serial Interface 1

## Special Function Register SRELH, SRELL



Bit	Function
S1RELH.0-1	Reload value. Upper two bits of the timer reload value.
S1RELL.0-7	Reload value. Lower 8 bit of timer reload value.

Reset value of S1RELL is  $00_{\mbox{\scriptsize H}}$ , S1RELH contains XXXX XXX11B.

#### 5.5 Modified Oscillator Watchdog Unit

The SAB 80C517A has a new oscillator watchdog unit that has an improved functionality with respect to the SAB 80C517's oscillator watchdog.

#### Use of the Oscillator Watchdog Unit

The unit serves three functions:

- Monitoring of the on-chip oscillator's function. The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is brought into reset; if the failure condition disappears (i.e. the on-chip oscillator has a higher frequency than the RC oscillator), the part executes a final reset phase of appr. 0.5 ms in order to allow the oscillatior to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.
- Restart from the Hardware Power Down Mode.
   If the Hardware Power Down Mode is terminated the oscillator watchdog has to control the correct start-up of the on-chip oscillator and to restart the program. The oscillator watchdog function is only part of the complete Hardware Power Down sequence; however, the watchdog works identically to the monitoring function.
- Fast internal reset after power-on.
   In this function the oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. In this case the oscillator watchdog unit also works identically to the monitoring function.

If the oscillator watchdog unit shall be used it must be enabled (this is done by applying high level to the control pin OWE).

### **Detailled Description of the Oscillator Watchdog Unit**

**Figure 5-7** shows the block diagram of the oscillator watchdog unit. It consists of an internal RC oscillator which provides the reference frequency for the comparison with the frequency of the onchip oscillator. The RC oscillator can be enabled/disabled by the control pin OWE . If it is disabled the complete unit has no function.




Figure 5-7
Oscillator Watchdog Unit

### Special Function Register IP0 (Address 0A9H)

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
0A9 <sub>H</sub>	OWDS	WDTS	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	IP0

These bits are not used in controlling the fail safe mechanisms.

Bit	Function
OWDS	Oscillator watchdog timer status flag. Set by hardware when an oscillator watchdog reset occurred. Can be cleared or set by software.

Reset value of IP0 is 00<sub>H</sub>.

The frequency coming from the RC oscillator is divided by 5 and compared to the on-chip oscillator's frequency. If the frequency coming from the on-chip oscillator is found lower than the frequency derived from the RC oscillator the watchdog detects a failure condition (the oscillation at the on-chip oscillator could stop because of crystal damage etc.). In this case it switches the input of the internal clock system to the output of the RC oscillator. This means that the part is being clocked even if the on-chip oscillator has stopped or has not yet started. At the same time the watchdog activates the internal reset in order to bring the part in its defined reset state. The reset is performed because clock is available from the RC oscillator. This internal watchdog reset has the same effects as an externally applied reset signal with the following exception: The Watchdog Timer Status flag WDTS (IP0.6) is not reset (the Watchdog Timer however is stopped) and bit OWDS is set. This allows the software to examine error conditions detected by the Watchdog Timer even if meanwhile an oscillator failure occured.

The oscillator watchdog is able to detect a recovery of the on-chip oscillator after a failure. If the frequency derived from the on-chip oscillator is again higher than the reference the watchdog starts a final reset sequence which takes typ. 1 ms. Within that time the clock is still supplied by the RC oscillator and the part is held in reset. This allows a reliable stabilization of the on chip oscillator. After that, the watchdog toggles the clock supply back to the on-chip oscillator and releases the reset request. If no external reset is applied in this moment the part will start program execution. If an external reset is active, however, the device will keep the reset state until also the external reset request disappears.

Furthermore, the status flag OWDS (IP0.7) is set if the oscillator watchdog was active. The status flag can be evaluated by software to detect that a reset was caused by the oscillator watchdog. The flag OWDS can be set or cleared by software. An external reset request, however, also resets OWDS (and WDTS).

#### 6 Interrupt System

### 6.1 Additional Interrupt for Compare Registers CM0 to CM7

There is an additional interrupt which is vectored to on a compare match in one of the eight comparators of the compare registers CM0 to CM7, when compare mode 1 is selected for the corresponding channel (assigned to Timer 2 by control bit CMSEL.x). For that purpose the SAB 80C517A provides eight interrupt request flags (in SFR IRCON1, address 0D1H) which are ORed to form the interrupt request for that vector, i.e. each of the eight comparators has its own request flag. Thus the service routine may decide which compare match requested the interrupt.

The corresponding request flag is set by every match in the compare channel when the Compare Mode 1 is selected for this channel (assigned to Timer 2). If Compare Mode 0 is selected for a channel (assigned to the Compare Timer), the corresponding interrupt request flag will not be set on a compare match.

This interrupt is enabled by setting the enable bit ECMP in SFR IEN2. If this bit is set the program vectors to location 0A3<sub>H</sub> if one of the eight request flags in IRCON 1 is set.

**Figure 6-1** shows a functional block diagram of the new structure concerning the interrupts. The further functions of this compare unit keep full compatibility to the SAB 80C517.




Figure 6-1 Interrupts of Compare Registers CM0-CM7 Assigned to Timer II

## **Special Function Register IRCON1**

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
0D1 <sub>H</sub>	ICMP7	ICMP6	ICMP5	ICMP4	ICMP3	ICMP2	ICMP1	ICMP0	IRCON1

Bit	Function
ICMPx	Compare x interrupt request flag. Set by hardware when a compare match in compare mode 1 with compare register CMx occured (only, if compare function enabled for CMx). ICMPx must be cleared by software (CMSEL.x = 0 and CMEN.x = 1).

The reset value of IRCON1 is 00<sub>H</sub>.

#### 6.2 Interrupt Structure

This section summarizes the expanded interrupt structure of the SAB 80C517A which has 3 new interrupt vectors in addition to the 14 vectors of the SAB 80C517. Thus, 17 vectors are available now.

The new interrupt sources are:

1. Request Flags

ICMP0 to ICMP7: These eight request flags are set by compare matches in the compare

registers CM0-7, if the compare function is enabled and compare mode 1 is

selected for the corresponding register SCM0-7.

Interrupt vector: 0093H

Enable Bit: ECMP (IEN2.2)

Priority: Same priority as IE1/IEX3, programmed by IP1.2/IP0.2

2. Request Flag:

ICS This request flag is set by a compare match in compare register COMSET.

Interrupt Vector: 00A3H

Enable Bit: ECS (IEN2.4)

Priority: Same priority as RI0+TI0/IEX5, programmed by IP1.4/IP0.4

3. Request Flag:

ICR This request flag is set by a compare match in compare register COMCLR

Interrupt Vector: 00ABH

Enable Bit: ECR (IEN2.5)

Priority: Same priority as TF2+EXF2/IEX6, programmed by IP1.5/IP0.5

## 3.1 Priority Level Structure

The following tables show the SFR IEN2, the priority level grouping (**table 6-1**) and the priority within level (**table 6-2**). The principle of the priority level selection is identical to the SAB 80C517, i.e. a pair or triple can be programmed to one of four priority levels.

## **Special Function Register IEN2**

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
09A <sub>H</sub>	_	_	ECR	ECS	ECT	ECMP	_	ES1	IEN2

Bit	Function
ES1	Enable serial interrupt of interface 1. Enables or disables the interrupt of serial interface 1. If ES1 = 0, the interrupt is disabled.
ECMP	Enables interrupt on compare match in compare registers CM0 - CM7. If ECMP = 0, the interrupt is disabled.
ECT	Enable compare timer interrupt. Enables or disables the interrupt at compare timer overflow. If ECT = 0, the interrupt is disabled.
ECS	Enables interrupt on compare match in compare register COMSET. If ECS = 0, the interrupt is disabled.
ECR	Enabled interrupt on compare match in compare register COMCLR. If ECR = 0, the interrupt is disabled.

The reset value of IEN2 is XX00 00X0B.

## Table 6-1, Pairs and triplets of interrupt sources

External Interrupt 0	Serial Channel 1 Interrupt	A/D Converter Interrupt
Timer 0 Interrupt	-	External Interrupt 2
External Interrupt 1	Match in CM0 - CM7	External Interrupt 3
Timer 1 Interrupt	Compare Timer Overflow	External Interrupt 4
Serial Channel 0 Interrupt	Match in COMSET	External Interrupt 5
Timer 2 Interrupt	Match in COMCLR	External Interrupt 6

Table 6-2, Priority within Level

Interrupt Source			Priority
High	$\rightarrow$	Low	
IE0	RI1 + TI1	IADC	High
TF0	_	IEX2	
IE1	ICMP0-7	IEX3	
TF1	CTF	IEX4	$\downarrow$
RI0 + TI0	ICS	IEX5	
TF2 + EXF2	ICR	IEX6	Low

## High-Performance 8-Bit CMOS Single-Chip Microcontroller

#### SAB 80C517A/83C517A-5

#### **Preliminary**

SAB 83C517A-5 SAB 80C517A Microcontroller with factory mask-programmable ROM

Microcontroller for external ROM

- SAB 80C517A/83C517A-5, up to 18 MHz operation
- 32 K × 8 ROM (SAB 83C517A-5 only, ROM-Protection available)
- 256 × 8 on-chip RAM
- 2 K × 8 on-chip RAM (XRAM)
- Superset of SAB 80C51 architecture:
  - 1 μs instruction cycle time at 12 MHz
  - 666 ns instruction cycle time at 18 MHz
  - 256 directly addressable bits
  - Boolean processor
  - 64 Kbyte external data and program memory addressing
- Four 16-bit timer/counters
- Powerful 16-bit compare/capture unit (CCU) with up to 21 high-speed or PWM output channels and 5 capture inputs
- Versatile "fail-safe" provisions
- Fast 32-bit division, 16-bit multiplication, 32-bit normalize and shift by peripheral MUL/DIV unit (MDU)

- Eight data pointers for external memory addressing
- Seventeen interrupt vectors, four priority levels selectable
- Genuine 10-bit A/D converter with 12 multiplexed inputs
- Two full duplex serial interfaces with programmable Baudrate-Generators
- Fully upward compatible with SAB 80C515, SAB 80C517, SAB 80C515A
- Extended power saving mode
- Fast Power-On Reset
- Nine ports: 56 I/O lines, 12 input lines
- Three temperature ranges available:


0 to 70 °C (T1)

- 40 to 85°C (T3)
- 40 to 110°C (T4)
- Plastic packages: P-LCC-84, P-MQFP-100-2

The SAB 80C517A/83C517A-5 is a high-end member of the Siemens SAB 8051 family of microcontrollers. It is designed in Siemens ACMOS technology and based on SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.


While maintaining all the SAB 80C517 features and operating characteristics the SAB 80C517A is expanded in its "fail-safe" characteristics and timer capabilities. The SAB 80C517A is identical with the SAB 83C517A-5 except that it lacks the on-chip program memory. The SAB 80C517A/83C517A-5 is supplied in a 84-pin plastic leaded chip carrier package (P-LCC-84) and in a 100-pin plastic quad flat package (P-MQFP-100-2).

7-1 05.94



## **Ordering Information**


Туре	Ordering code	Package	Description 8-bit CMOS microcontroller
SAB 80C517A-N18	Q67120-C583	P-LCC-84	for external memory,18 MHz
SAB 80C517A-M18	TBD	P-MRFP-100	Tor external memory, to will iz
SAB 83C517A-5N18	Q67120-C582	P-LCC-84	with mask-programmable ROM, 18 MHz
SAB 80C517A-N18-T3	Q67120-C769	P-LCC-84	for external memory,18 MHz ext. temperature – 40 to 85 °C
SAB 83C517A-5N18-T3	Q67120-C771	P-LCC-84	with mask-programmable ROM, 18 MHz ext. temperature – 40 to 85 °C
SAB 83C517A-N18-T4	TBD	P-LCC-84	for external memory, 18 MHz ext. temperature -40 to +110°C
SAB 83C517A-5N18-T4	TBD	P-LCC-84	with mask-programmable ROM, 18 MHz ext. temperature -40 to +110°C



**Logic Symbol** 


The pin functions of the SAB 80C517A are identical with those of the SAB 80C517/80C537 with one exception:

Тур	SAB 80C517A	SAB 80C517/80C537	
P-LCC-84, Pin 60	HWPD		
P-MQFP-100-2,Pin 36		N.C.	



# Pin Configuration

(P-LCC-84)



Pin Configuration (P-MQFP-100-2)

## **Pin Definitions and Functions**

Symbol	Pin	Number	I/O *)	Function		
	P-LCC-84	P-MQFP-100-2				
P4.0 – P4.7	1-3, 5-9	64 - 66, 68 - 72	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors.  This port also serves alternate compare functions. The secondary functions are assigned to the pins of port 4 as follows:  - CM0 (P4.0): Compare Channel 0  - CM1 (P4.1): Compare Channel 1  - CM2 (P4.2): Compare Channel 2  - CM3 (P4.3): Compare Channel 3  - CM4 (P4.4): Compare Channel 4  - CM5 (P4.5): Compare Channel 5  - CM6 (P4.6): Compare Channel 6		
PE/SWD	4	67	I	Power saving modes enable Start Watchdog Timer A low level on this pin allows the software to enter the power down, idle and slow down mode. In case the low level is also seen during reset, the watchdog timer function is off on default. Use of the software controlled power saving modes is blocked, when this pin is held on high level. A high level during reset performs an automatic start of the watchdog timer immediately after reset. When left unconnected this pin is pulled high by a weak internal pull-up resistor.		

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
RESET	10	73	I	RESET A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C517A. A small internal pull-up resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$ .
$V_{AREF}$	11	78		Reference voltage for the A/D converter.
$V_{AGND}$	12	79		Reference ground for the A/D converter.
P7.7 -P7.0	13 - 20	80 - 87	I	Port 7 is an 8-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the lower 8-bit of the multiplexed analog inputs of the A/D converter, simultaneously.

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
P3.0 - P3.7	P-LCC-84		I/O*)	Port 3 is a bidirectional I/O port with internal pullup resistors. Port 3 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.  The secondary functions are assigned to the pins of port 3, as follows:  - R × D0 (P3.0): receiver data input (asynchronous) or data input/output (synchronous) of serial interface  - T × D0 (P3.1): transmitter data output (asynchronous) or clock output (synchronous) of serial interface 0  - INTO (P3.2): interrupt 0 input/timer 0 gate control  - INTO (P3.3): interrupt 1 input/timer 1 gate control
				<ul><li>T0 (P3.4): counter 0 input</li><li>T1 (P3.5): counter 1 input</li></ul>
				<ul> <li>WR (P3.6): the write control signal latches the data byte from port 0 into the external data memory</li> <li>RD (P3.7): the read control signal</li> </ul>
				enables the external data memory to port 0

<sup>\*</sup> I = Input O = Output

Pin Number		I/O *)	Function
P-LCC-84	P-MQFP-100-2		
29 - 36	98 - 100, 1, 6 - 9	I/O	Port 1 is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. It is used for the low order address byte during program verification. It also contains the interrupt, timer, clock, capture and compare pins that are used by various options. The output latch must be programmed to a one (1) for that function to operate (except when used for the compare functions).  The secondary functions are assigned to the port 1 pins as follows:  - INT3/CC0 (P1.0): interrupt 3 input/compare 0 output /capture 0 input  - INT4/CC1 (P1.1): interrupt 4 input / compare 1 output /capture 1 input  - INT5/CC2 (P1.2): interrupt 5 input / compare 2 output /capture 2 input  - INT6/CC3 (P1.3): interrupt 6 input / compare 3 output /capture 3 input  - INT2/CC4 (P1.4): interrupt 2 input / compare 4 output /capture 4 input  - T2EX (P1.5): timer 2 external reload trigger input  - CLKOUT (P1.6): system clock output  - T2 (P1.7): counter 2 input
	P-LCC-84	<b>P-LCC-84 P-MQFP-100-2</b> 29 - 36 98 - 100,	P-LCC-84         P-MQFP-100-2           29 - 36         98 - 100,         I/O

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
XTAL2	39	12	_	XTAL2 Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL1	40	13	_	XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is devided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.
P2.0 - P2.7	41 - 48	14 - 21	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as in-puts. As inputs, port 2 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing1 s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.

<sup>\*</sup> I = Input

O = Output

Symbol	Pin	Number	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
PSEN	49	22	0	The <b>Program Store Enable</b> output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal program execution.
ALE	50	23	0	The Address Latch Enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periodes except during an external data memory access
ĒĀ	51	24	I	External Access Enable When held at high level, instructions are fetched from the internal ROM (SAB 83C517A-5 only) when the PC is less than 8000H. When held at low level, the SAB 80C517A fetches all instructions from external program memory. For the SAB 80C517A this pin must be tied low
P0.0 - P0.7	52 - 59	26 - 27, 30 - 35	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1 s written to them float, and in that state can be used as high- impe-dance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1 s. Port 0 also out-puts the code bytes during program verification in the SAB 83C517A if ROM-Protection was not enabled. External pull-up resistors are required during program verification.

<sup>\*</sup> I = Input O = Output

Symbol	ol Pin Number I/O*) Function		Function	
	P-LCC-84	P-MQFP-100-2		
HWPD	60	36	ŀ	Hardware Power Down A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C517A. A low level for a longer period will force the part to Power Down Mode with the pins floating. (see table 7)
P5.7 - P5.0	61 - 68	37 - 44	I/O	Port 5 is a bidirectional I/O port with internal pull- up resistors. Port 5 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. This port also serves the alternate function "Concurrent Compare" and "Set/Reset Compare". The secondary functions are assigned to the port 5 pins as follows:  — CCM0 to CCM7 (P5.0 to P5.7):
			I	concurrent compare or Set/Reset
OWE	69	45	I/O	Oscillator Watchdog Enable A high level on this pin enables the oscillator watchdog. When left unconnected this pin is pulled high by a weak internal pull-up resistor. When held at low level the oscillator watchdog function is off.

<sup>\*</sup> I = Input

O = Output

Symbol	Pin	Number	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
P6.0 - P6.7	70 - 77	46 - 50, 54 - 56	I/O	Port 6 is a bidirectional I/O port with internal pull- up resistors. Port 6 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 6 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 6 also contains the external A/D converter control pin and the transmit and receive pins for serial channel 1. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 6, as follows:  - ADST (P6.0): external A/D converter start pin
				<ul> <li>R × D1 (P6.1): receiver data input of serial interface 1</li> </ul>
				<ul> <li>T x D1 (P6.2): transmitter data output of serial interface 1</li> </ul>
P8.0 - P8.3	78 - 81	57 - 60	I	Port 8 is a 4-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the higher 4-bit of the multiplexed analog inputs of the A/D converter, simultaneously

<sup>\*</sup> I = Input O = Output

Symbol	Pin	Number	I/O *)	Function	
	P-LCC-84	4 P-MQFP-100-2			
RO	82	61	0	Reset Output This pin outputs the internally synchronized reset request signal. This signal may be generated by an external hardware reset, a watchdog timer reset or an oscillator watch-dog reset. The reset output is active low.	
$\overline{V_{SS}}$	37, 83	10, 62	_	Circuit ground potential	
$V_{CC}$	38, 84	11, 63	_	Supply Terminal for all operating modes	
N.C.	_	2 - 5, 25, 28 - 29, 51 - 53, 74 - 77, 88 - 89	_	Not connected	

<sup>\*</sup> I = Input O = Output




Figure 1 Block Diagram

#### **Functional Description**

The SAB 80C517A is based on 8051 architecture. It is a fully compatible member of the Siemens SAB 8051/80C51 microcontroller family being an significantly enhanced SAB 80C517. The SAB 80C517A is therefore compatible with code written for the SAB 80C517.

Having an 8-bit CPU with extensive facilities for bit-handling and binary BCD arithmetics the SAB 80C517A is optimized for control applications. With a 18 MHz crystal, 58 % of the instructions are executed in 666.67 ns.

Being designed to close the performance gap to the 16-bit microcontroller world, the SAB 80C517A's CPU is supported by a powerful 32-/16-bit arithmetic unit and a more flexible addressing of external memory by eight 16-bit datapointers.

#### **Memory Organisation**

According to the SAB 8051 architecture, the SAB 80C517A has separate address spaces for program and data memory. Figure 2 illustrates the mapping of address spaces.




Figure 2 Memory Map

#### Program Memory ('Code Space')

The SAB 83C517A-5 has 32 Kbyte of on-chip ROM, while the SAB 80C517A has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin EA controls whether program fetches below address 8000H are done from internal or external memory.

As a new feature the SAB 83C517A-5 offers the possibility of protecting the internal ROM against unauthorized access. This protection is implemented in the ROM-Mask. Therefore, the decision ROM-Protection 'yes' or 'no' has to be made when delivering the ROM-Code. Once enabled, there is no way of disabling the ROM-Protection.

Effect: The access to internal ROM done by an externally fetched MOVC instruction is disabled. Nevertheless, an access from internal ROM to external ROM is possible.

To verify the read protected ROM-Code a special ROM-Verify-Mode is implemented. This mode also can be used to verify unprotected internal ROM.

ROM -Protection	ROM-Verification Mode (see 'AC Characteristics')	Restrictions
no	ROM-Verification Mode 1 (standard 8051 Verification Mode) ROM-Verification Mode 2	_
yes	ROM-Verification Mode 2	<ul> <li>standard 8051</li> <li>Verification Mode is disabled</li> <li>externally applied MOVC accessing internal ROM is disabled</li> </ul>

#### **Data Memory ('Code Space')**

The data memory space consists of an internal and an external memory space. The SAB 80C517A contains another 2 Kbyte on On-Chip RAM above the 256-bytes internal RAM of the base type SAB 80C517. This RAM is called XRAM in this document.

#### **External Data Memory**

Up to 64 Kbyte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions in combination with registers R0 and R1 can be used. A 16-bit external memory addressing is supported by eight 16-bit datapointers. Registers XPAGE and SYSCON are controlling whether data fetches at addresses F800<sub>H</sub> to FFFF<sub>H</sub> are done from internal XRAM or from external data memory.

#### **Internal Data Memory**

The internal data memory is divided into four physically distinct blocks:

- the lower 128 bytes of RAM including four banks containing eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area.
- a 2 K × 8 area which is accessed like external RAM (MOVX-instructions), implemented on chip at the address range from F800<sub>H</sub> to FFFF<sub>H</sub>. Special Function Register SYSCON controls whether data is read or written to XRAM or external RAM.

A mapping of the internal data memory is also shown in figure 2. The overlapping address spaces are accessed by different addressing modes (see User's Manual SAB 80C517). The stack can be located anywhere in the internal data memory.

#### Architecture for the XRAM

The contents of the XRAM is not affected by a reset or HW Power Down. After power-up the contents is undefined, while it remains unchanged during and after a reset or HW Power Down if the power supply is not turned off.

The additional On-Chip RAM is logically located in the "external data memory" range at the upper end of the 64 Kbyte address range (F800<sub>H</sub>-FFFF<sub>H</sub>). It is possible to enable and disable (only by reset) the XRAM. If it is disabled the device shows the same behaviour as the parts without XRAM, i.e. all MOVX accesses use the external bus to physically external data memory.

#### **Accesses to XRAM**

Because the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM.

**Note:** If a reset occurs during a write operation to XRAM, the effect on XRAM depends on the cycle which the reset is detected at (MOVX is a 2-cycle instruction):

Reset detection at cycle 1: The new value will not be written to XRAM. The old value

is not affected.

Reset detection at cycle 2: The old value in XRAM is overwritten by the new value.

#### **Accesses to XRAM using the DPTR**

There are a Read and a Write instruction from and to XRAM which use one of the 16-bit DPTR for indirect addressing. The instructions are:

MOVX A, @DPTR (Read)

MOVX @DPTR, A (Write)

Normally the use of these instructions would use a physically external memory. However, in the SAB 80C517A the XRAM is accessed if it is enabled and if the DPTR points to the XRAM address space (DPTR  $\geq$  F800<sub>H</sub>).

#### Accesses to XRAM using the Registers R0/R1

The 8051 architecture provides also instructions for accesses to external data memory range which use only an 8-bit address (indirect addressing with registers R0 or R1). The instructions are:

MOVX A, @Ri (Read)

MOVX @Ri, A (Write)

In application systems, either a real 8-bit bus (with 8-bit address) is used or Port 2 serves as page register which selects pages of 256-byte. However, the distinction, whether Port 2 is used as general purpose I/O or as "page address" is made by the external system design. From the device's point of view it cannot be decided whether the Port 2 data is used externally as address or as I/O data!

Hence, a special page register is implemented into the SAB 80C517A to provide the possibility of accessing the XRAM also with the MOVX @Ri instructions, i.e. XPAGE serves the same function for the XRAM as Port 2 for external data memory.

<b>Special</b>	Function	Register	<b>XPAGE</b>
----------------	----------	----------	--------------

Addr. 91 <sub>H</sub>									XPAGE
-----------------------	--	--	--	--	--	--	--	--	-------

The reset value of XPAGE is 00<sub>H</sub>.

XPAGE can be set and read by software.

The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri instructions. If the address formed from XPAGE and Ri is less than the XRAM address range, then an external access is performed. For the SAB 80C517A the contents of XPAGE must be greater or equal than F8<sub>H</sub> in order to use the XRAM. Of course, the XRAM must be enabled if it shall be used with MOVX @Ri instructions.

Thus, the register XPAGE is used for addressing of the XRAM; additionally its contents are used for generating the internal XRAM select. If the contents of XPAGE is less than the XRAM address range then an external bus access is performed where the upper address byte is provided by P2 and not by XPAGE!

Therefore, the software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used:

a) Access to XRAM: The upper address byte must be written to XPAGE

or P2; both writes selects the XRAM address range.

b) Access to external memory: The upper address byte must be written to P2; XPAGE

will be loaded with the same address in order to deselect

the XRAM.

#### Control of XRAM in the SAB 80C517A

There are two control bits in register SYSCON which control the use and the bus operation during accesses to the additional On-Chip RAM (XRAM).

#### **Special Function Register SYSCON**

Addr. 0B1 <sub>H</sub>				1	1		XMAP1	XMAP0	SYSCON
------------------------	--	--	--	---	---	--	-------	-------	--------

Bit	Function
XMAP0	Global enable/disable bit for XRAM memory.  XMAP0 = 0: The access to XRAM (= On-Chip XDATA memory) is enabled.  XMAP0 = 1: The access to XRAM is disabled. All MOVX accesses are performed by the external bus (reset state).
XMAP1	Control bit for $\overline{RD}/\overline{WR}$ signals during accesses to XRAM; this bit has no effect if XRAM is disabled (XMAP0 = 1) or if addresses exceeding the XRAM address range are used for MOVX accesses.  XMAP1 = 0: The signals $\overline{RD}$ and $\overline{WR}$ are not activated during accesses to XRAM.  XMAP1 = 1: The signals $\overline{RD}$ and $\overline{WR}$ are activated during accesses to XRAM.

Reset value of SYSCON is xxxx xx01B.

The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM). If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external bus. In this case the SAB 80C517A does not use the additional On-Chip RAM and is compatible with the types without XRAM.

XMAP0 is hardware protected by an unsymmetric latch. An unintentional disabling of XRAM could be dangerous since indeterminate values would be read from external bus. To avoid this the XMAP-bit is forced to '1' only by reset. Additionally, during reset an internal capacitor is loaded. So after reset state XRAM is disabled. Because of the load time of the capacitor XMAP0-bit once written to '0' (that is, discharging capacitor) cannot be set to '1' again by software. On the other hand any distortion (software hang up, noise, ...) is not able to load this capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after it was enabled is a reset.

The clear instruction for XMAP0 should be integrated in the program initialization routine before XRAM is used. In extremely noisy systems the user may have redundant clear instructions.

The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the externa  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For debug purposes it might be useful to have these signals and the addresses at Ports 0.2 available. This is performed if XMAP1 is set.

The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register SYSCON and on the state of pin  $\overline{EA}$ . The table 1 lists the various operating conditions. It shows the following characteristics:

- a) Use of P0 and P2 pins during the MOVX access.
  - Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the data written to the XRAM can be seen on the bus in debug mode.
  - I/O: The pins work as Input/Output lines under control of their latch.
- b) Activation of the  $\overline{RD}$  and  $\overline{WR}$  pin during the access.
- c) Use of internal or external XDATA memory.

The shaded areas describe the standard operation as each 80C51 device without on-chip XRAM behaves.

S

Behaviour of P0/P2 and RD/WR during MOVX accesses

			EA = 0			EA = 1	
			XMAP1, XMAP0			XMAP1, XMAP0	
		00	10	, X	00	10	X
MOVX @ DPTR	DPTR < XRAM address range	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used
	DPTR ≥ XRAM address range	a) P0/P2→BUS (WR -Data only) b) RD/WR inactive c) XRAM is used	a) P0/P2→BUS (WR-Data only) b) RD/WR active c) XRAM is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→I/0 b) RD/WR inactive c) XRAM is used	a) P0/P2→BUS (WR -Data only) b) RD/WR active c) XRAM is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used
MOVX @Ri	XPAGE < XRAM addr. page range	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used
	XPAGE ≥ XRAM addr. page range	a) P0/P2→BUS (WR -Data only) P2→I/0 b) RD/WR inactive c) XRAM is used	a) P0/P2→BUS (WR-Data only) P2→I/0 b) RD/WR active c) XRAM is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0/P2→I/0 b) RD/WR inactive c) XRAM is used	a) P0→BUS (WR -Data only) P2→I/0 b) RD/WR active c) XRAM is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used

modes compatible to 8051 - family

#### **Multiple Datapointers**

As a functional enhancement to standard 8051 controllers, the SAB 80C517A contains eight 16-bit datapointers. The instruction set uses just one of these datapointers at a time. The selection of the actual datapointer is done in special function register DPSEL (data pointer select, addr. 92<sub>H</sub>). Figure 3 illustrates the addressing mechanism.




Figure 3
Addressing of External Data Memory

#### **Special Function Registers**

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The 81 special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. All special function registers are listed in table 1 and table 2.

In table 1 they are organized in numeric order of their addresses. In table 2 they are organized in groups which refer to the functional blocks of the SAB 80C517A.

Table 2
Special Function Register

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 <sub>H</sub> 81 <sub>H</sub> 82 <sub>H</sub> 83 <sub>H</sub> 84 <sub>H</sub> 85 <sub>H</sub> 86 <sub>H</sub> 87 <sub>H</sub>	P0 1) SP DPL DPH (WDTL) 3) (WDTH) 3) WDTREL PCON	0FF <sub>H</sub> 07 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> (00 <sub>H</sub> ) (00 <sub>H</sub> ) 00 <sub>H</sub> 00 <sub>H</sub>	98 <sub>H</sub> 99 <sub>H</sub> 9A <sub>H</sub> 9B <sub>H</sub> 9C <sub>H</sub> 9D <sub>H</sub> 9E <sub>H</sub> 9F <sub>H</sub>	SOCON 1) SOBUF IEN2 S1CON S1BUF S1RELL reserved reserved	00 <sub>H</sub> XX <sub>H</sub> XX00 00X0B 0X00 0000B XX <sub>H</sub> 00 <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub>
88 <sub>H</sub> 89 <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 8C <sub>H</sub> 8D <sub>H</sub> 8E <sub>H</sub> 8F <sub>H</sub>	TCON 1) TMOD TL0 TL1 TH0 TH1 reserved reserved	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XXH <sup>2)</sup> XXH <sup>2)</sup>	A0 <sub>H</sub> A1 <sub>H</sub> A2 <sub>H</sub> A3 <sub>H</sub> A4 <sub>H</sub> A5 <sub>H</sub> A6 <sub>H</sub> A7 <sub>H</sub>	P2 1) COMSETL COMSETH COMCLRL COMCLRH SETMSK CLRMSK reserved	0FF <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XX <sub>H</sub> 20
90 <sub>H</sub> 91 <sub>H</sub> 92 <sub>H</sub> 93 <sub>H</sub> 94 <sub>H</sub> 95 <sub>H</sub> 96 <sub>H</sub> 97 <sub>H</sub>	P1 1) XPAGE DPSEL reserved reserved reserved reserved reserved	0FF <sub>H</sub> 00 <sub>H</sub> XXXXX000B XXH <sup>2)</sup>	A8 <sub>H</sub> A9 <sub>H</sub> AA <sub>H</sub> AB <sub>H</sub> AC <sub>H</sub> AD <sub>H</sub> AE <sub>H</sub> AF <sub>H</sub>	IEN0 1) IP0 SORELL reserved reserved reserved reserved reserved	00 <sub>H</sub> 00 <sub>H</sub> 0D9 <sub>H</sub> XX <sub>H</sub> <sup>2)</sup> XX <sub>H</sub> <sup>2)</sup> XX <sub>H</sub> <sup>2)</sup> XX <sub>H</sub> <sup>2)</sup> XX <sub>H</sub> <sup>2)</sup> XX <sub>H</sub> <sup>2)</sup>

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3) ()...</sup> SFRs not user accessable

Table 2
Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 <sub>H</sub> B1 <sub>H</sub> B2 <sub>H</sub> B3 <sub>H</sub> B4 <sub>H</sub> B5 <sub>H</sub> B6 <sub>H</sub> B7 <sub>H</sub>	P3 1) SYSCON reserved reserved reserved reserved reserved reserved	0FF <sub>H</sub> XXXX XX01B XX <sub>H</sub> <sup>2)</sup>	D0 <sub>H</sub> D1 <sub>H</sub> D2 <sub>H</sub> D3 <sub>H</sub> D4 <sub>H</sub> D5 <sub>H</sub> D6 <sub>H</sub> D7 <sub>H</sub>	PSW 1) IRCON1 CML0 CMH0 CML1 CMH1 CMH2	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
B8 <sub>H</sub> B9 <sub>H</sub> BA <sub>H</sub> BB <sub>H</sub> BC <sub>H</sub> BD <sub>H</sub> BS <sub>H</sub> BF <sub>H</sub>	IEN1 1) IP1 SORELH S1RELH reserved reserved reserved reserved	00 <sub>H</sub> XX00 0000B XXXX XX11B XXXX XX11B XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub>	D8 <sub>H</sub> D9 <sub>H</sub> DA <sub>H</sub> DB <sub>H</sub> DC <sub>H</sub> DD <sub>H</sub> DE <sub>H</sub> DF <sub>H</sub>	ADCONO 1) ADDATH ADDATL P7 ADCON1 P8 CTRELL CTRELH	00H 00H 00H XX <sub>H</sub> XXXX 0000B XX <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
C0 <sub>H</sub> C1 <sub>H</sub> C2 <sub>H</sub> C3 <sub>H</sub> C4 <sub>H</sub> C5 <sub>H</sub> C6 <sub>H</sub> C7 <sub>H</sub>	IRCON0 1) CCEN CCL1 CCH1 CCL2 CCH2 CCL3 CCH3	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	E0 <sub>H</sub> E1 <sub>H</sub> E2 <sub>H</sub> E3 <sub>H</sub> E4 <sub>H</sub> E5 <sub>H</sub> E6 <sub>H</sub>	ACC 1) CTCON CML3 CMH3 CML4 CMH4 CMH5	00 <sub>H</sub> 0X00 000B 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
C8 <sub>H</sub> C9 <sub>H</sub> CA <sub>H</sub> CB <sub>H</sub> CCH CDH CEH CFH	T2CON 1) CC4EN CRCL CRCH TL2 TH2 CCL4 CCH4	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	E8 <sub>H</sub> E9 <sub>H</sub> EA <sub>H</sub> EB <sub>H</sub> EC <sub>H</sub> ED <sub>H</sub> EE <sub>H</sub> EF <sub>H</sub>	P4 1) MD0 MD1 MD2 MD3 MD4 MD5 ARCON	OFF <sub>H</sub> XX <sub>H</sub> 0XXX XXXXB

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3) ()...</sup> SFRs not user accessable

Table 2
Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0 <sub>H</sub>	<b>B</b> 1)	00 <sub>H</sub>	F8 <sub>H</sub>	<b>P5</b> 1)	0FF <sub>H</sub>
F1 <sub>H</sub>	reserved	XX <sub>H</sub>	F9 <sub>H</sub>	reserved	XX <sub>H</sub>
F2 <sub>H</sub>	CML6	00 <sub>H</sub>	FAH	P6	0FF <sub>H</sub>
F3 <sub>H</sub>	CMH6	00 <sub>H</sub>	FBH	reserved	XXH
F4 <sub>H</sub>	CML7	00 <sub>H</sub>	FC <sub>H</sub>	reserved	XXH
F5 <sub>H</sub>	CMH7	00H	FDH	(IS0)	XXH
F6 <sub>H</sub>	CMEN	00 <sub>H</sub>	FEH	(IS1)	XXH
F7 <sub>H</sub>	CMSEL	00H	FFH	reserved	XXH

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3) ()...</sup> SFRs not user accessable

Table 3
Special Function Registers - Functional Blocks

Block	Symbol	Name		Contents after Reset
B B-Register DPH Data Point DPL Data Point DPSEL Data Point PSW Program S		Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Data Pointer Select Register Program Status Word Register Stack Pointer	0E0 <sub>H</sub> 1) 0F0 <sub>H</sub> 1) 83 <sub>H</sub> 82 <sub>H</sub> 92 <sub>H</sub> 0D0 <sub>H</sub> 1) 81 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XXXX X000B <sup>3)</sup> 00 <sub>H</sub> 07 <sub>H</sub>
A/D- Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Reg. High Byte A/D Converter Data Reg. Low Byte	<b>0D8</b> <sub>H</sub> <sup>1)</sup> 0DC <sub>H</sub> 0D9 <sub>H</sub> 0DA <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Interrupt System	IEN0 CTCON <sup>2)</sup> IEN1 IEN2 IP0 IP1 IRCON0 IRCON1 TCON <sup>2)</sup>	Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Interrupt Request Control Register Timer Control Register		00 <sub>H</sub> 0X00 0000B 00 <sub>H</sub> XX00 00X0B <sup>3)</sup> 00 <sub>H</sub> XX00 0000B 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
MUL/DIV Unit	ARCON MD0 MD1 MD2 MD3 MD4 MD5	Arithmetic Control Register Multiplication/Division Register 0 Multiplication/Division Register 1 Multiplication/Division Register 2 Multiplication/Division Register 3 Multiplication/Division Register 4 Multiplication/Division Register 5	0EF <sub>H</sub> 0E9 <sub>H</sub> 0EA <sub>H</sub> 0EB <sub>H</sub> 0EC <sub>H</sub> 0ED <sub>H</sub>	0XXXX XXXXB XX <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Compare/	CCEN	Comp./Capture Enable Reg.	0C1 <sub>H</sub>	00 <sub>H</sub>
Capture-	CC4EN	Comp./Capture Enable 4 Reg.	0C9 <sub>H</sub>	00 <sub>H</sub>
Unit	CCH1	Comp./Capture Reg. 1, High Byte	0C3 <sub>H</sub>	00 <sub>H</sub>
(CCU)	CCH2	Comp./Capture Reg. 2, High Byte	0C5 <sub>H</sub>	00 <sub>H</sub>
Timer 2	CCH3	Comp./Capture Reg. 3, High Byte	0C7 <sub>H</sub>	00 <sub>H</sub>
	CCH4	Comp./Capture Reg. 4, High Byte	0CF <sub>H</sub>	00 <sub>H</sub>
	CCL1	Comp./Capture Reg. 1, Low Byte	0C2 <sub>H</sub>	00 <sub>H</sub>
	CCL2	Comp./Capture Reg. 2, Low Byte	0C4 <sub>H</sub>	00 <sub>H</sub>
	CCL3	Comp./Capture Reg. 3, Low Byte	0C6 <sub>H</sub>	00 <sub>H</sub>
	CCL4	Comp./Capture Reg. 4, Low Byte	0CE <sub>H</sub>	00 <sub>H</sub>
	CMEN	Compare Enable Register	0F6H	00H
	CMH0	Compare Register 0, High Byte	0D3 <sub>H</sub>	00H
	CMH1	Compare Register 1, High Byte	0D5 <sub>H</sub>	00H
	CMH2	Compare Register 2, High Byte	0D7 <sub>H</sub>	00H
	CMH3	Compare Register 3, High Byte	0E3 <sub>H</sub>	00H
	CMH4	Compare Register 4, High Byte	0E5 <sub>H</sub>	00H
	CMH5	Compare Register 5, High Byte	0E7 <sub>H</sub>	00H
	CMH6	Compare Register 6, High Byte	0F3 <sub>H</sub>	00H
	CMH7	Compare Register 7, High Byte	0F5 <sub>H</sub>	00H
	CML0	Compare Register 0, Low Byte	0D2 <sub>H</sub>	00H
	CML1	Compare Register 1, Low Byte	0D4 <sub>H</sub>	00H
	CML2	Compare Register 2, Low Byte	0D6 <sub>H</sub>	00H
	CML3	Compare Register 3, Low Byte	0E2 <sub>H</sub>	00H
	CML4	Compare Register 4, Low Byte	0E4 <sub>H</sub>	00H
	CML5	Compare Register 5, Low Byte	0E6 <sub>H</sub>	00 <sub>H</sub>
	CML6	Compare Register 6, Low Byte	0F2 <sub>H</sub>	00 <sub>H</sub>
	CML7	Compare Register 7, Low Byte	0F4 <sub>H</sub>	00 <sub>H</sub>
	CMSEL	Compare Input Select	0F7 <sub>H</sub>	00 <sub>H</sub>
	CRCH	Com./Rel./Capt. Reg. High Byte	0CB <sub>H</sub>	00H
	CRCL	Com./Rel./Capt. Reg. Low Byte	0CA <sub>H</sub>	00H
	COMSETL	Compare Register, Low Byte	0A1 <sub>H</sub>	00H
	COMSETH	Compare Register, High Byte	0A2 <sub>H</sub>	00 <sub>H</sub>
	COMCLRL	Compare Register, Low Byte	0A3 <sub>H</sub>	00 <sub>H</sub>
	COMCLRH	Compare Register, High Byte	0A4 <sub>H</sub>	00 <sub>H</sub>
	SETMSK	Mask Register, concerning COMSET	0A5 <sub>H</sub>	00H

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block Symbol Na		Name	Address	Contents after Reset	
Compare/ Capture- Unit (CCU), (cont'd)	CLRMSK CTCON CTRELH CTRELL TH2 TL2 TL2 T2CON	COMCLR Com. Timer Control Reg. Com. Timer Rel. Reg., High Byte		00 <sub>H</sub> 0X00 0000B <sup>3)</sup> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	
Ports	orts  P0 Port 0 P1 Port 1 P2 Port 2 P3 Port 3 P4 Port 4 P5 Port 5 P6 Port 6, P7 Port 7, Analog/Digital Input P8 Port 8, Analog/Digital Input, 4-bit		80 <sub>H</sub> <sup>1)</sup> 90 <sub>H</sub> <sup>1)</sup> 0A0 <sub>H</sub> <sup>1)</sup> 0B0 <sub>H</sub> <sup>1)</sup> 0E8 <sub>H</sub> <sup>1)</sup> 0F8 <sub>H</sub> <sup>1)</sup> 0FA <sub>H</sub> 0DB <sub>H</sub> 0DD <sub>H</sub>	OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub>	
Pow.Sav. Modes	PCON	Power Control Register	87 <sub>H</sub>	00 <sub>H</sub>	
Serial Channels	ADCON 02) PCON 2) S0BUF S0CON S0RELL S0RELH S1BUF S1CON S1RELL S1RELH	A/D Converter Control Reg. Power Control Register Serial Channel 0 Buffer Reg. Serial Channel 0 Control Reg. Serial Channel 0 Reload Reg., low byte Serial Channel 0 Reload Reg., high byte Serial Channel 1 Buffer Reg., Serial Channel 1 Control Reg. Serial Channel 1 Reload Reg., low byte Serial Channel 1 Reload Reg., low byte Serial Channel 1 Relaod Reg., high byte	908 <sub>H</sub> 1) 87 <sub>H</sub> 99 <sub>H</sub> 98 <sub>H</sub> 1) B2 <sub>H</sub> BA <sub>H</sub> 9C <sub>H</sub> 9B <sub>H</sub> 9D <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 0XX <sub>H</sub> <sup>3)</sup> 00 <sub>H</sub> D9 <sub>H</sub> XXXX.XX11B <sup>3)</sup> 0XX <sub>H</sub> <sup>3)</sup> 0X00 000B <sup>3)</sup> 00 <sub>H</sub> XXXX.XX11B <sup>3)</sup>	

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Timer 0/ Timer 1	THO Timer 0, High Byte TH1 Timer 1, High Byte TL0 Timer 0, Low Byte TL1 Timer 1, Low Byte		88 <sub>H</sub> 1) 8C <sub>H</sub> 8D <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 89 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Watchdog	IENO <sup>2)</sup> IEN1 <sup>2)</sup> IPO <sup>2)</sup> IP1 <sup>2)</sup> WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	0A8 <sub>H</sub> <sup>1)</sup> 0B8 <sub>H</sub> <sup>1)</sup> 0A9 <sub>H</sub> 0B9 <sub>H</sub> 86 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XX00 0000B <sup>3)</sup> 00 <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

#### A/D Converter

In the SAB 80C517A a new high performance / high-speed 12-channel 10-bit A/D-Converter is implemented. Its successive approximation technique provides  $7\,\mu s$  con-version time ( $f_{OSC}$ = 16 MHz). The conversion principle is upward compatible to the one used in the SAB 80C517. The main functional blocks are shown in figure 4.

The comparator is a fully differential comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted providing genuine 10-bit resolution.

The table below shows the sample time  $T_{\rm S}$  and the conversion time  $T_{\rm C}$ , which are dependend on  $f_{\rm OSC}$  and a new prescaler (see also Bit ADCL in SFR ADCON 1).

f <sub>OSC</sub> [MHz]	Prescaler	f ADC [MHz]	Sample Time $T_{S}$ [ $\mu$ s]	Conversion Time (incl. sample time) $T_{\mathbb{C}}$ [ $\mu$ s]
12	÷ 8	1.5	2.67	9.33
	÷ 16	0.75	5.33	18.66
16	÷ 8	2.0	2.0	7.0
	÷ 16	1.0	4.0	14.0
18	÷ 8	_	_	_
	÷ 16	1.125	3.55	12.4




Figure 4
Block Diagram A/D Converter

#### **Compare/Capture Unit (CCU)**

The compare/capture unit is a complex timer/register array for applications that require high speed I/O pulse width modulation and more timer/counter capabilities.

The CCU contains

- one 16-bit timer/counter (timer2) with 2-bit prescaler, reload capability and a max. clock frequency of  $f_{OSC/12}$  (1 MHz with a 12 MHz crystal).
- one 16-bit timer (compare timer) with 8-bit prescaler, reload capability and a max. clock frequency of  $f_{OSC/2}$  (6 MHz with a 12 MHz crystal).
- fifteen 16-bit compare registers.
- five of which can be used as 16-bit capture registers.
- up to 21 output lines controlled by the CCU.
- nine interrupts which can be generated by CCU-events.

Figure 5 shows a block diagram of the CCU. Eight compare registers (CM0 to CM7) can individually be assigned to either timer 2 or the compare timer. Diagrams of the two timers are shown in figures 6 and 7. The four compare/capture registers, the compare/reload/capture register and the comset/comclr register are always connected to timer 2. Depending on the register type and the assigned timer three different compare modes can be selected. Table 3 illustrates possible combinations and the corresponding output lines.

Table 4 CCU Compare Configuration

Assigned Timer	Compare Register	Compare Output	Possible Modes
Timer 2	CRCH/CRCL	P1.0/INT3/CC0	Comp. mode 0, 1 + Reload
	CC1H/CC1L	P1.1/INT4/CC1	Comp. mode 0, 1
	CC2H/CC2L	P1.2/INT5/CC2	Comp. mode 0, 1
	CC3H/CC3L	P1.3/INT6/CC3	Comp. mode 0, 1
	CC4H/CC4L	P1.4/INT2/CC4	Comp. mode 0, 1
	CC4H/CC4L	P5.0/CCM0	Comp. mode 1
	:	:	:
	CC4H/CC4L	P5.7/CCM7	Comp. mode 1
	COMSETL/COMSETH	P5.0/CCM0 :	Comp. mode 2
	COMCLRL/ COMCLRH	P5.7/CCM7 P5.0/CCM0 : P5.7/CCM7	Comp. mode 2 Comp. mode 2 : Comp. mode 2
	CM0H/CM0L	P4.0/CM0	Comp. mode 1
	:	:	:
	CM7H/CM7L	P4.7/CM7	Comp. mode 1
Compare timer	CM0H/CM0L	P4.0/CM0	Comp. mode 0
	:	:	(with shadow latches)
	CM7H/CM7L	P4.7/CM7	Comp. mode 0 (with shadow latches)




Figure 5
Block Diagram of the Compare/Capture Unit

#### **Compare**

In compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 register or the compare timer register. If the count value in the timer registers matches one of the stored value, an appropriate output signal is generated at the corresponding pin(s) and an interrupt is requested. Three compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It returns to low level at timer overflow.
- Mode 1: The transition of the output signal can be determined by software. A timer overflow signal does not affect the compare-output.
- Mode 2: In compare mode 2 the concurrent compare output pins on Port 5 are used as follows (see figure 9)
  - When a compare match occurs with register COMSET, a high level appears at the pins of port 5 whose corresponding bits in the mask register SETMSK (address 0A5<sub>H</sub>) are set.
  - When a compare match occurs in register COMCLR, a low level appears at the pins of port 5 whose corresponding bits in the mask register CLRMSK (address 0A6<sub>H</sub>) are set.
    - Additionally the Port 5 pins used for compare mode 2 may also be directly written to by write instructions to SFR P5. Of course, the pins can also be read under program control.

Compare registers CM0 to CM7 use additional compare latches when operated in mode 0. Figure 8 shows the function of these latches. The latches are implemented to prevent from loss of compare matches which may occur when loading of the compare values is not correlated with the timer count. The compare latches are automatically loaded from the compare registers at every timer overflow.

#### Capture

This feature permits saving of the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to 'freeze' the current 16-bit value of timer 2 registers into a dedicated capture register.

- Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.
- Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

#### **Reload of Timer 2**

A 16-bit reload can be performed with the 16-bit CRC register, which is a concatenation of the 8-bit registers CRCL and CRCH. There are two modes from which to select:

Mode 0: Reload is caused by a timer overflow (auto-reload).

Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5),

which can also request an interrupt.

#### Timer/Counters 0 and 1

These timer/counters are fully compatible with timer/counter 0 or 1 of the SAB 8051 and can operate in four modes:

Mode 0: 8-bit timer/counter with 32:1 prescaler

Mode 1: 16-bit timer/counter

Mode 2: 8-bit timer/counter with 8-bit auto reload

Mode 3: Timer/counter 0 is configured as one 8-bit timer;

timer/counter 1 in this mode holds its count.

External inputs INTO and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.




Figure 6
Block Diagram of Timer 2




Figure 7
Block Diagram of the Compare Timer




Figure 8
Compare-Mode 0 with Registers CM0 to CM7




Figure 9 Compare-Mode 2 (Port 5 only)

#### **Interrupt Structure**

The SAB 80C517A has 17 interrupt vectors with the following vector addresses and request flags.

Table 5
Interrupt Sources and Vectors

Interrupt Request Flags	Interrupt Vector Address Interrupt Source	
IE0	0003 <sub>H</sub>	External interrupt 0
TF0	000B <sub>H</sub>	Timer 0 overflow
IE1	0013 <sub>H</sub>	External interrupt 1
TF1	001B <sub>H</sub>	Timer 1 overflow
RI0 + TI0	0023 <sub>H</sub>	Serial channel 0
TF2 + EXF2	002B <sub>H</sub>	Timer 2 overflow/ext. reload
IADC	0043 <sub>H</sub>	A/D converter
IEX2	004B <sub>H</sub>	External interrupt 2
IEX3	0053 <sub>H</sub>	External interrupt 3
IEX4	005B <sub>H</sub>	External interrupt 4
IEX5	0063 <sub>H</sub>	External interrupt 5
IEX6	006B <sub>H</sub>	External interrupt 6
RI1/TI1	0083 <sub>H</sub>	Serial channel 1
ICMP0 to ICMP7	0093 <sub>H</sub>	Compare match interrupt of Compare Registers CM0- CM7 assigned to Timer 2
CTF	009B <sub>H</sub>	Compare timer overflow
ICS	00A3 <sub>H</sub>	Compare match interrupt of Compare Register COMSET
ICR	00AB <sub>H</sub>	Compare match interrupt of Compare Register COMCLR

Each interrupt vector can be individually enabled/disabled. The response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 2 to 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs or triples. Each pair or triple can be programmed individually to one of four priority levels by setting or clearing one bit in special function register IPO and one in IP1. Figure 9 shows the interrupt request sources, the enabling and the priority level structure.




Figure 10 Interrupt Structure of the SAB 80C517A




Figure 10 Interrupt Structure of the SAB 80C517A (cont'd)




Figure 10 Interrupt Structure of the SAB 80C517A (cont'd)


#### **Multiplication/Division Unit**

This on-chip arithmetic unit provides fast 32-bit division, 16-bit multiplication as well as shift and normalize features. All operations are integer operation.

Operation	Result	Remainder	Execution Time
32-bit/16-bit	32-bit	16-bit	6 t cy 1)
16-bit/16-bit	16-bit	16-bit	4 t cy
16-bit ∗16-bit	32-bit	_	4 t cy
32-bit normalize	_	_	6 t <sub>cy</sub> 2)
32-bit shift left/right	_	_	6 t cy 2)

<sup>1) 1</sup>  $t_{CV}$  = 1  $\mu$ s @ 12 MHz oscillator frequency.

The MDU consists of six registers used for operands and results and one control register. Operation of the MDU can be divided in three phases:



#### Operation of the MDU

To start an operation, register MD0 to MD5 (or ARCON) must be written to in a certain sequence according to table 5 or 6. The order the registers are accessed determines the type of the operation. A shift operation is started by a final write operation to register ARCON (see also the register description).

<sup>2)</sup> The maximal shift speed is 6 shifts/cycle.

Table 6
Performing a MDU-Calculation

Operation	32 Bit/10	6 Bit	16 Bit/16	6 Bit	16 Bit *	16 Bit
First Write	MD0 MD1 MD2	D'endL D'end D'end	MD0 MD1	D'endL D'endH	MD0 MD4	M'andL M'orL
Last Write	MD3 MD4 MD5	D'endH D'orL D'orH	MD4 MD5	D'orL D'orH	MD1 MD5	M'andH M'orH
First Read	MD0 MD1 MD2 MD3	QuoL Quo Quo QuoH	MD0 MD1 MD4	QuoL QuoH RemL	MD0 MD1 MD2	PrL
Last Read	MD4 MD5	RemL RemH	MD5	RemH	MD3	PrH

Table 7
Shift Operation with the MDU

Operation	Normalize,	Shift Left, Shift Right	
First Write	MD0 MD1 MD2	least significant byte	
Last Write	MD3 ARCON	most significant byte start of conversion	
First Read	MD0 MD1 MD2	least significant byte	
Last Read	MD3	most significant byte	

### **Abbreviations**

D'end : Dividend, 1st operand of division D'or : Divisor, 2nd operand of division

M'and : Multiplicand, 1st operand of multiplication M'or : Multiplicator, 2nd operand of multiplication

Pr : Product, result of multiplication

Rem : Remainder

Quo : Quotient, result of division

...L : means, that this byte is the least significant of the 16-bit or 32-bit operand
 ...H : means, that this byte is the most significant of the 16-bit or 32-bit operand

### I/O Ports

The SAB 80C517A has seven 8-bit I/O ports and two input ports (8-bit and 4-bit wide).

Port 0 is an open-drain bidirectional I/O port, while ports 1 to 6 are quasi-bidirectional I/O ports

with internal pull-up resistors. That means, when configured as inputs, ports 1 to 6 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pull-up FET. Port 1, 3, 4, 5 and port 6 provide several alternate functions. Please see the "Pin Description" for details.

Port pins show the information written to the port latches, when used as general purpose port. When an alternate function is used, the port pin is controlled by the respective peripheral unit. Therefore the port latch must contain a "one" for that function to operate. The same applies when the port pins are used as inputs. Ports 1, 3, 4 and 5 are bit- addressable.

The SAB 80C517A has two dual-purpose input ports. The twelve port lines at port 7 and port 8 can be used as analog inputs for the A/D converter. If input voltages at P7 and P8 meet the specified digital input levels ( $V_{\rm IL}$  and  $V_{\rm IH}$ ) the port can also be used as digital input port.

In Hardware Power Down Mode the port pins and several control lines enter a floating state. For more details see the section about Hardware Power Down Mode.

### **Power Saving Modes**

The SAB 80C517A provides – due to Siemens ACMOS technology – four modes in which power consumption can be significantly reduced.

#### - The Slow Down Mode

The controller keeps up the full operating functionality, but is driven with one eighth of its normal operating frequency. Slowing down the frequency remarkable reduces power consumption.

#### The Idle Mode

The CPU is gated off from the oscillator, but all peripherals are still supplied with the clock and continue working.

#### - The Power Down Mode

Operation of the SAB 80C517A is stopped, the on-chip oscillator and the RC-oscillator are turned off. This mode is used to save the contents of the internal RAM with a very low standby current.

### - The Hardware Power Down Mode

Operation of the SAB 80C517A is stopped, the on-chip oscillator and the RC-Oscillator are turned off. The pin HWPD controls this mode. Port pins and several control lines enter a floating state. The Hardware Power Down Mode is independent of the state of pin PE/SWD.

### Hardware Enable for Software controlled Power Saving Modes

A dedicated Pin PE/SWD) of the SAB 80C517A allows to block the Software controlled power saving modes. Since this pin is mostly used in noise-critical application it is combined with an automatic start of the Watchdog Timer.

 $\overline{PE}/SWD = V_{IH}$  (logic high level): Using of the power saving modes is not possible.

The watchdog timer starts immediately after reset. The instruction sequences used for entering of

power saving modes will not affect the normal operation

of the device.

 $\overline{PE}/SWD = V_{II}$  (logic low level): All power saving modes can be activated by software.

When left unconnected, Pin /PE/SWD is pulled high by a weak internal pullup. This is done to provide system protection on default.

The logic-level applied to pin PE/SWD can be changed during program execution to allow or to block the use of the power saving modes without any effect on the on-chip watchdog circuitry.

### **Requirements for Hardware Power Down Mode**

There is no dedicated pin to enable the Hardware Power Down Mode. Nevertheless for a correct function of the Hardware Power Down Mode the oscillator watchdog unit including its internal RC oscillator is needed. Therefore this unit must be enabled by pin OWE (OWE = high). However, the control pin PE/SWD has no control function in this mode. It enables and disables only the use of software controlled power saving modes.

### Software controlled power saving modes

All of these modes are entered by software. Special function register PCON (power control register, address is 87<sub>H</sub>) is used to select one of these modes.

#### Slow Down Mode

During slow down operation all signal frequencies that are derived from the oscillator clock, are divided by eight, also the clockout signal and the watchdog timer count.

The slow down mode is enabled by setting bit SD. The controller actually enters the slow down mode after a short synchronisation period (max. 2 machine cycles).

The slow down mode is disabled by clearing bit SD.

#### Idle Mode

During idle mode all peripherals of the SAB 80C517A (except for the watchdog timer) are still supplied by the oscillator clock. Thus the user has to take care which peripheral should continue to run and which has to be stopped during Idle.

The procedure to enter the idle mode is similar to the one entering the power down mode. The two bits IDLE and IDLS must be set by two consecutive instructions to minimize the chance of unintentional activating of the idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. This interrupt will
  be serviced and the instruction to be executed following the RETI instruction will be the
  one following the instruction that set the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. The control signals ALE and hold at logic high levels PSEN (see table 8).

#### **Power Down Mode**

The power down mode is entered by two consecutive instructions directly following each other. The first instruction has to set the flag PDE (power down enable) and must not set PDS (power down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will automatically be cleared after having been set.

The instruction that sets bit PDS is the last instruction executed before going into power down mode. The only exit from power down mode is a hardware reset.

The status of all output lines of the controller can be looked up in table 8.

#### **Hardware Controlled Power Down Mode**

The pin  $\overline{\text{HWPD}}$  controls this mode. If it is on logic high level (inactive) the part is running in the normal operating modes. If pin  $\overline{\text{HWPD}}$  gets active (low level) the part enters the Hardware Power Down Mode; this is independent of the state of pin  $\overline{\text{PE}}/\text{SWD}$ .

HWPD is sampled once per machine cycle. If it is found active, the device starts a complete internal reset sequence. The watchdog timer is stopped and its status flag WDTS is cleared exactly the same effects as a hardware reset. In this phase the power consumption is not yet reduced. After completion of the internal reset both oscillators of the chip are disabled. At the same time the port pins and several control lines enter a floating state as shown in table 8. In this state the power consumption is reduced to the power down current IPD. Also the supply voltage can be reduced. Table 8 also lists the voltages which may be applied at the pins during Hardware Power Down Mode without affecting the low power consumption.

### Termination of HWPD Mode:

This power down state is maintained while pin HWPD is held active. If HWPD goes to high level (inactive state) an automatic start up procedure is performed:

- First the pins leave their floating condition and enter their default reset state (as they had immediately before going to float state).
- Both oscillators are enabled (only if OWE = high). The oscillator watchdog's RC oscillator starts up very fast (typ. less than 2 microsseconds)
- Because the oscillator watchdog is active it detects a failure condition if the on-chip oscillator hasn't yet started. Hence, the watchdog keeps the part in reset and supplies the internal clock from the RC oscillator.
- Finally, when the on-chip oscillator has started, the oscillator watchdog releases the part from reset with oscillator watchdog status flag not set. When automatic start of the watchdog was enabled ( $\overline{\text{PE}}/\text{SWD}$  connected to  $V_{\text{CC}}$ ), the Watchdog Timer will start, too (with its default reload value for time-out period).
- The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active during Hardware Power Down it is terminated and the device performs the normal reset function. (Thus, pin Reset has to be inactive during Hardware Power Down Mode).

Table 8 Status of all pins during Idle Mode, Power Down Mode and Hardware Power Down Mode

Pins	Pins Idle M Last inst execute		Last ins	own Mode struction ed from	Hardware Power Down		
	internal ROM	external ROM	internal ROM	external ROM	Status	Voltage range at pin	
P0	Data	float	Data	float			
P1	Data alt outputs	Data alt outputs	Data last outputs	Data last outputs	floating		
P2	Data	Address	Data	Data	output		
P3	Data alt outputs	Data alt outputs	Data last output	Data last output	outputs		
P4	Data alt outputs	Data alt outputs	Data last outputs	Data last output	disabled	$V_{\rm SS} \le V_{\rm IN} \le V_{\rm CC}$	
P5	Data alt output	Data alt output	Data last output	Data last output	input		
P6	Data alt output	Data alt output	Data last output	Data last output	function		
P7							
P8							
EA					active input	$V_{\text{IN}} = V_{\text{CC}} \text{ or } V_{\text{IN}} = V_{\text{SS}}$	
PE/SWD					active input pull-up disabled	$V_{\text{IN}} = V_{\text{CC}} \text{ or}$ $V_{\text{IN}} = V_{\text{SS}}$	
XTAL1					active output	pin may not be driven	
XTAL2					disabled input functions	$V_{SS} \le V_{IN} \le V_{CC}$	

Table 8
Status of all pins during Idle Mode, Power Down Mode and Hardware Power Down Mode (cont'd)

Pins	Last ins	Idle Mode Last instruction executed from		own Mode struction ed from	Hardware Power Down		
	internal ROM	external ROM	internal ROM	external ROM	Status	Voltage range at pin	
PSEN					floating	$V_{SS} \le V_{IN} \le V_{CC}$	
ALE					outp. dis- abled input functions		
VAREF VAGND					active sup- ply pins	$V_{\text{AGND}} \le V_{\text{IN}}$ $\le V_{\text{CC}}$	
OWE					active input, must be high pull-up disabl.	$V_{IN} = V_{CC}$	
RESET					active input must be high	$V_{IN} = V_{CC}$	
RO					floating output	$V_{\rm SS} \le V_{\rm IN} \le V_{\rm CC}$	

### **Serial Interfaces**

The SAB 80C517A has two serial interfaces. Both interfaces are full duplex and receive buffered. They are functionally identical with the serial interface of the SAB 8051 when working as asynchronous channels. Serial interface 0 additionally has a synchronous mode. Table 9 shows possible configurations and the according baud rates.

Table 9
Baud Rate Generation

	M	lode	Mod	de 0		_
8-Bit syn-	Baud- rate	$f_{OSC}$ =1 2 MHz	1MHz			-
chron- ous channel		fosc = 16 MHz	1.33 MHz			_
onao.		f osc = 18 MHz	1.5 MHz			_
	derived fr	om	fosc	_		
	M	lode		Mode 1		Mode B
8-Bit UART	Baud- rate	f <sub>OSC</sub> = 12 MHz	1 Baud – 62.5 kBaud		183 Baud – 375 kBaud	366 Baud – 375 kBaud
		f <sub>OSC</sub> = 16 MHz	1 Baud – 83 kBaud		244 Baud – 500 kBaud	244 Baud – 500 kBaud
		f <sub>OSC</sub> = 18 MHz	1 Baud – 93.7 kBaud		2375 Baud – 562.5 kBaud	549 Baud – 562.5 kBaud
	derived from		Timer 1		10-Bit Baudrate Generator	10-Bit Baudrate Generator
	M	lode	Mode 2	Mod	de 3	Mode A
9-Bit UART	Baud- rate	f <sub>OSC</sub> = 12 MHz	187.5 kBaud/ 375 kBaud	1 Baud – 62.5 kBaud	183 Baud – 75 kBaud	183 Baud – 75 kBaud
		f <sub>OSC</sub> = 16 MHz	250 Baud/ 500 kBaud	1 Baud – 83.3 kBaud	244 Baud – 500 kBaud	244 Baud – 500 kBaud
		f <sub>OSC</sub> = 18 MHz	281.2 kBaud/ 562.5 kBaud	1 Baud – 93.7 kBaud	275 Baud 562.5 kBaud	549 Baud – 562.5 kBaud
	derived from	fosc/2	Timer 1	10-Bit Baudrate Generator		10-Bit Baudrate Generator

#### Serial Interface 0

Serial Interface 0 can operate in 4 modes:

Mode 0: Shift register mode:

Serial data enters and exits through R  $\times$  D0. T  $\times$  D0 outputs the shift clock 8 data bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 1: 8-bit UART, variable baud rate:

10-bit are transmitted (through T  $\times$  D0) or received (through R  $\times$  D0): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register S0CON. The baud rate is variable.

Mode 2: 9-bit UART, fixed baud rate:

11-bit are transmitted (through T  $\times$  D0) or received (through R  $\times$  D0): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB80 in S0CON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception the 9th data bit goes into RB80 in special function register S0CON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

Mode 3: 9-bit UART, variable baud rate:

11-bit are transmitted (through  $T \times D0$ ) or received (through  $R \times D0$ ): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.

#### Variable Baud Rates for Serial Interface 0

Variable baud rates for modes 1 and 3 of serial interface 0 can be derived from either timer 1 or a dedicated Baudrate Generator.

The baud rate is generated by a free running 10-bit timer with programmable reload register.

Mode 1.3 baud rate = 
$$\frac{2^{\text{SMOD}} * f \text{ osc}}{64*(2^{10}-\text{SOREL})}$$

The default value after reset in the reload registers S0RELL and S0RELH provide a baud rate of 4.8 kBaud (SMOD = 0) or 9.6 kBaud (SMOD = 1) at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C517.

#### Serial Interface 1

Serial interface 1 can operate in two asynchronous modes:

Mode A: 9-bit UART, variable baud rate.

11 bits are transmitted (through T  $\times$  D1) or received (through R  $\times$  D1): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB81 in S1CON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB81 or a second stop bit by setting TB81 to 1. On reception the 9th data bit goes into RB81 in special function register S1CON, while the stop

bit is ignored.

Mode B: 8-bit UART, variable baud rate.

10 bits are transmitted (through T  $\times$  D1) or received (through R  $\times$  D1): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the

stop bit goes into RB81 in special function register S1CON.

### Variable Baud Rates for Serial Interface 1.

Variable baud rates for modes A and B of serial interface 1 are derived from a dedicated baud rate generator.

The baud rate clock (baud rate =  $\frac{\text{baud rate clock}}{16}$ ) is generated by an 10-bit free running timer with programmable reload register.

Mode A, B baudrate =  $\frac{f \circ sc}{32 * (2^{10} - SREL)}$ 

### **Watchdog Units**

The SAB 80C517A offers two enhanced fail safe mechanisms, which allow an automatic recovery from hardware failure or software upset:

- programmable watchdog timer (WDT), variable from 512 μs up to appr. 1.1 s time-out period @12 MHz. Upward compatible to SAB 80515 watchdog.
- oscillator watchdog (OWD), monitors the on-chip oscillator and forces the microcontroller into reset state, in case the on-chip oscillator fails, controls the restart from the Hardware Power Down Mode and provides clock for a fast internal reset after power-on.

### **Programmable Watchdog Timer**

The WDT can be activated by hardware or software.

Hardware initialization is done when pin  $\overline{PE}/SWD$  (Pin 4) is held high during RESET. The SAB 80C517A then starts program execution with the WDT running. Since Pin  $\overline{PE}/SWD$  is only sampled during Reset (and hardware power down at parts with stepping code AD and later) dynamical switching of the WDT is not possible.

Software initialization is done by setting bit SWDT.

A refresh of the watchdog timer is done by setting bits WDT and SWDT consecutively.

A block diagram of the watchdog timer is shown in figure 11.

When a watchdog timer resest occurs, the watchdog timer keeps on running, but a status flag WDTS is set. This flag can also be cleared by software.




Figure 11
Block Diagram of the Programmable Watchdog Timer

### **Oscillator Watchdog**

The unit serves three functions:

- Monitoring of the on-chip oscillator's function. The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is forced into reset; if the failure condition disappears (i.e. the on-chip oscillator has again a higher frequency than the RC oscillator), the part executes a final reset phase of appr. 0.25 ms in order to allow the oscillator to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.
- Restart from the Hardware Power Down Mode.
   If the Hardware Power Down Mode is terminated the oscillator watchdog has to control
  the correct start-up of the on-chip oscillator and to restart the program. The oscillator
  watchdog function is only part of the complete Hardware Power Down sequence; however,
  the watchdog works identically to the monitoring function.
- Fast internal reset after power-on.
   In this function the oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. In this case the oscillator watchdog unit also works identically to the monitoring function.

If the oscillator watchdog unit is to be used it must be enabled (this is done by applying high level to the control pin OWE).

Figure 12 shows the block diagram of the oscillator watchdog unit. It consists of an internal RC oscillator which provides the reference frequency of the on-chip oscillator. The RC oscillator can be enabled/disabled by the control pin OWE. If it is disabled the complete unit has no function.




Figure 12 Functional Block Diagram of the Oscillator Watchdog

### Fast internal reset after power-on

The SAB 80C517A can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Normally members of the 8051 family (like the SAB 80C517) enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up time of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB 80C517A the oscillator watchdog unit avoids this situation. However, the oscillator watchdog must be enabled. In this case, after power-on the oscillator watch-dog's RC oscillator starts working within a very short start-up time (typ. less than 2 micro-seconds). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator because this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay time between power-on and correct reset state:

Typ.: 18 μs Max.: 34 μs

### **Instruction Set**

The SAB 80C517A / 83C517A-5 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

### **Literature Information**

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6497-X-X-7600

### **Absolute Maximum Ratings**

Ambient temperature under bias	– 40 to 110° C
Storage temperature	– 65 to 150 °C
Voltage on $V_{CC}$ pins with respect to ground ( $V_{SS}$ )	– 0.5 V to 6.5 V
Voltage on any pin with respect to ground $(V_{SS})$	– 0.5 to $V_{CC}$ +0.5 V
Input current on any pin during overload condition	– 10mA to +10mA
Absolute sum of all input currents during overload condition	100mA
Power dissipation	1 W

**Note** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{\rm IN} > V_{\rm CC}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the Voltage on  $V_{\rm CC}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exeed the values definded by the absolute maximum ratings.

### **DC** Characteristics

$$V_{\rm CC} = 5 \ \ {\rm V} + 10 \ \%, -15 \ \%; \ V_{\rm SS} = 0 \ \ {\rm V}$$
 
$$T_{\rm A} = 0 \ \ {\rm to} \ \ 70 \ \ ^{\rm oC} \ \ {\rm for \ the \ SAB \ 80C517A-83C517A-5}$$
 
$$T_{\rm A} = -40 \ \ {\rm to} \ \ 85 \ \ ^{\rm oC} \ \ {\rm for \ the \ SAB \ 80C517A-T3/83C517A-5-T3}$$
 
$$T_{\rm A} = -40 \ \ {\rm to} \ \ 110 \ \ ^{\rm oC} \ \ {\rm for \ the \ SAB \ 80C517A-T4/83C517A-5-T4}$$

Parameter	arameter Symbol Limit Values		Values	Unit	Test condition	
		min.	max.			
Input low voltage (except EA, RESET, HWPD)	$V_{IL}$	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	_	
Input low voltage (EA)	$V_{IL1}$	- 0.5	0.2 V <sub>CC</sub> – 0.3	V	-	
Input low voltage (HWPD, RESET)	$V_{IL2}$	- 0.5	0.2 V <sub>CC</sub> + 0.1	V	-	
Input high voltage (except RESET, XTAL2 and HWPD	$V_{IH}$	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	-	
Input high voltage to XTAL2	V <sub>IH1</sub>	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage to RESET and HWPD	V <sub>IH2</sub>	0.6 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	_	

## DC Characteristics (cont'd)

Parameter	Symbol	Limit	Values	Unit	Test condition	
		min.	max.			
Output low voltage (ports 1, 2, 3, 4, 5, 6)	$V_{OL}$	_	0.45	V	I <sub>OL</sub> =1.6 mA <sup>1)</sup>	
Output low voltage (ports ALE, PSEN, RO)	$V_{OL1}$	_	0.45	V	I <sub>OL</sub> =3.2 mA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3, 4, 5, 6)	$V_{OH}$	2.4 0.9 V <sub>CC</sub>		V V	I <sub>OH</sub> =-80 μA I <sub>OH</sub> =-10 μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN, RO)	V <sub>OH1</sub>	2.4 0.9 V <sub>CC</sub>		V	$I_{OH} = -800 \mu A^{2}$ $I_{OH} = -80 \mu A^{2}$	
Logic input low current (ports 1, 2, 3, 4, 5, 6)	$I_{IL}$	- 10	-70	μΑ	V <sub>IN</sub> = 0.45 V	
Logical 1-to-0 transition current (ports 1, 2, 3, 4, 5, 6)	$I_{TL}$	<b>–</b> 65	<b>- 650</b>	μΑ	<i>V</i> <sub>IN</sub> = 2 V	
Input leakage current	$I_{LI}$	_	± 100	nA	$0.45 < V_{\text{IN}} < V_{\text{CC}}$	
(port 0, EA, ports 7, 8, HWPD)			± 150	nA	$0.45 < V_{\text{IN}} < V_{\text{CC}}$ $T_{\text{A}} > 100 ^{\circ}\text{C}$	
Input low current to RESET for reset	$I_{IL2}$	<b>– 10</b>	-100	μА	V <sub>IN</sub> = 0.45 V	
Input low current (XTAL2)	$I_{IL3}$	_	<b>– 15</b>	μΑ	V <sub>IN</sub> = 0.45 V	
Input low current (PE/SWD, OWE)	$I_{IL4}$	_	- 20	μА	V <sub>IN</sub> = 0.45 V	
Pin capacitance	$C_{IO}$	_	10	pF	$f_{\rm C}$ = 1 MHz T <sub>A</sub> = 25 °C	
Power supply current: Active mode, 12 MHz <sup>7)</sup> Active mode, 18 MHz <sup>7)</sup> Idle mode, 12 MHz <sup>7)</sup> Idle mode, 18 MHz <sup>7)</sup> Slow down mode, 12 MHz Slow down mode, 18 MHz Power Down Mode	I <sub>CC</sub>	- - - - -	28 37 24 31 12 16 50	mA mA mA mA mA mA	$V_{\rm CC} = 5 \text{ V},^{4)}$ $V_{\rm CC} = 5 \text{ V},^{4)}$ $V_{\rm CC} = 5 \text{ V},^{5)}$ $V_{\rm CC} = 5 \text{ V},^{6)}$ $V_{\rm CC} = 25.5 \text{ V},^{3)}$	

Notes see page 63.

### Notes for page 62:

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{\rm OL}$  of ALE and ports 1, 3, 4, 5 and 6. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and  $\overline{\rm PSEN}$  to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3)  $I_{\text{PD}}$  (Power down mode) is measured with:  $\overline{\text{EA}} = \overline{\text{RESET}} = V_{\text{CC}};$  Port0 = Port7 = Port8 =  $V_{\text{CC}};$  XTAL1 = N.C.; XTAL2 =  $V_{\text{SS}};$   $\overline{\text{PE/SWD}} = \text{OWE} = V_{\text{SS}}; \overline{\text{HWDP}} = V_{\text{CC}}$  (Software Power Down mode);  $V_{\text{ARef}} = V_{\text{CC}};$   $V_{\text{AGND}} = V_{\text{SS}};$  all other pins are disconnected. Hardware Powerdown  $I_{\text{PD}}$ : OWE = $V_{\text{CC}}$  or  $V_{\text{SS}}.$  No certain pin connection for the other pins.
- 4)  $I_{\rm CC}$  (active mode) is measured with: XTAL2 driven with  $t_{\rm CLCH,}$   $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm EA}$  =  $\overline{\rm PE}/{\rm SWD}$  =  $V_{\rm CC}$ ; Port0 = Port7 = Port8 =  $V_{\rm CC}$ ;  $\overline{\rm HWPD}$  =  $V_{\rm CC}$ ;  $\overline{\rm RESET}$  =  $V_{\rm SS}$  all other pins are disconnected.  $I_{\rm CC}$  would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- 5)  $I_{\text{CC}}$  (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{\text{CLCH}}$ ,  $t_{\text{CHCL}} = 5$  ns,  $V_{\text{IL}} = V_{\text{SS}} + 0.5$  V,  $V_{\text{IH}} = V_{\text{CC}} 0.5$  V; XTAL1 = N.C.;  $\overline{\text{RESET}} = V_{\text{CC}}$ ;  $\overline{\text{HWPD}} = V_{\text{CC}}$ ; Port0 = Port7 = Port8 =  $V_{\text{CC}}$ ;  $\overline{\text{EA}} = \overline{\text{PE}}/\text{SWD} = V_{\text{SS}}$ ; all other pins are disconnected;
- 6)  $I_{\rm CC}$  (slow down mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm RESET}$  =  $V_{\rm CC}$ ;  $\overline{\rm HWPD}$  =  $V_{\rm CC}$ ; Port7 = Port8 =  $V_{\rm CC}$ ;  $\overline{\rm EA}$  =  $\overline{\rm PE/SWD}$  =  $V_{\rm SS}$ ; all other pins are disconnected;
- 7)  $I_{\rm CC\ Max}$  at other frequencies is given by: active mode:  $I_{\rm CC}$  (max) = 1.50\*  $f_{\rm OSC}$  + 10 idle mode:  $I_{\rm CC}$  (max) = 1.17\*  $f_{\rm OSC}$  + 10 where  $f_{\rm OSC}$  is the oscillator frequency in MHz.  $I_{\rm CC}$  values are given in mA and measured at  $V_{\rm CC}$  = 5 V.

#### A/D Converter Characteristics

```
V_{CC} = 5 \text{ V} + 10 \%, -15 \%; V_{SS} = 0 \text{ V}
V_{\mathsf{AREF}} = V_{\mathsf{CC}} \pm 5\%; \ V_{\mathsf{AGND}} = V_{\mathsf{SS}} \pm 0.2 \ \mathsf{V};
                T_A = 0 to 70 °C for the SAB 80C517A/83C517A-5
                T_{A} = -40 \text{ to } 85 ^{\circ} \text{ C} for the SAB 80C517A-T3/83C517A-5-T3
                T_A = -40 to 110 °C for the SAB 80C517A-T4/83C517A-5-T4
```

Parameter	Symbol	Limit values			Unit	Test condition
		min.	typ.	max.		
Analog input capacitance	$C_{I}$		25	70	pF	
Sample time (inc. load time)	$T_{S}$			4 t CY <sup>1)</sup>	μS	2)
Conversion time (inc. sample time)	$T_{C}$			14 t CY <sup>1)</sup>	μS	3)
Total unadjusted error	TUE			± 2	LSB	$V_{AREF} = V_{CC}$ $V_{AGND} = V_{SS}$
V <sub>AREF</sub> supply current	I <sub>REF</sub>		± 20		μА	4)

 $<sup>\</sup>begin{array}{ll} ^{1)} & t_{\rm CY} = (8^*2^{\rm ADCL}) / f_{\rm OSC}; \ (t_{\rm CY} = 1 / f_{\rm ADC}; \ f_{\rm ADC} = f_{\rm OSC} / (8^*2^{\rm ADCL})) \\ ^{2)} & \text{This parameter specifies the time during the input capacitance } C_{\rm l,} \ \text{can be charged/discharged by the} \end{array}$ external source. It must be guaranteed, that the input capacitance  $C_{l}$ , is fully loaded within this time. 4TCY is 2  $\mu$ s at the  $f_{OSC}$ = 16 MHz. After the end of the sample time  $T_{S}$ , changes of the analog input voltage have no effect on the conversion result.

This parameter includes the sample time  $T_{S.}$  14TCY is 7  $\mu s$  at  $f_{OSC}$  = 16 MHz.

The differencial impedance  $r_{D}$  of the analog reference source must be less than 1  $\kappa s$  at reference supply voltage.

### **AC Characteristics**

 $V_{CC} = 5 \text{ V} + 10 \%, -15 \%; V_{SS} = 0 \text{ V}$ 

 $T_{\rm A}$  = 0 to 70 °C for the SAB 80C517A/83C517A-5  $T_{\rm A}$  = -40 to 85 °C for the SAB 80C517A-T3/83C517A-5-T3  $T_{\rm A}$  = -40 to 110 °C for the SAB 80C517A-T4/83C517A-5-T4

( $C_L$  for port 0, ALE and  $\overline{\text{PSEN}}$  outputs = 100 pF;  $C_L$  for all other outputs = 80 pF)

Parameter	Symbol	Limit values					
		18 MHz	z clock	Variable 1/t <sub>CLCL</sub> = 3.5 N			
		min.	max.	min.	max.		

### **Program Memory Characteristics**

ALE pulse width	t <sub>LHLL</sub>	71	_	2 t <sub>CLCL</sub> – 40	_	ns
Address setup to ALE	t <sub>AVLL</sub>	26	_	t <sub>CLCL</sub> - 30	_	ns
Address hold after ALE	$t_{LLAX}$	26	_	t <sub>CLCL</sub> - 30	_	ns
ALE to valid instruction	t <sub>LLIV</sub>	_	122	_	4t <sub>CLCL</sub> - 100	ns
ALE to PSEN	$t_{LLPL}$	31	_	t <sub>CLCL</sub> – 25	_	ns
PSEN pulse width	t <sub>PLPH</sub>	132	_	3 t <sub>CLCL</sub> – 35	_	ns
PSEN to valid instruction	t <sub>PLIV</sub>	_	92	_	3t <sub>CLCL</sub> – 75	ns
Input instruction hold after PSEN	$t_{PXIX}$	0	_	0		ns
Input instruction float after PSEN	$t_{PXIZ}$	_	46	_	<i>t</i> <sub>CLCL</sub> – 10	ns
Address valid after PSEN	t <sub>PXAV*)</sub>	48	_	t <sub>CLCL</sub> – 8	_	ns
Address to valid instr in	t <sub>AVIV</sub>	_	218	_	5t <sub>CLCL</sub> - 60	ns
Address float to PSEN	t <sub>AZPL</sub>	0		0	_	ns
·						


Interfacing the SAB 80C51 7A to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

## AC Characteristics (cont'd)


Parameter	Symbol	Limit values			Unit	
		18 MHz clock		Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

### **External Data Memory Characteristics**


RD pulse width	t <sub>RLRH</sub>	233	_	6 t <sub>CLCL</sub> – 100	_	ns
WR pulse width	t <sub>WLWH</sub>	233	_	6 t <sub>CLCL</sub> – 100	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	81	-	2 t <sub>CLCL</sub> - 30	_	ns
RD to valid data in	t <sub>RLDV</sub>	_	128	_	5 t <sub>CLCL</sub> - 150	ns
Data hold after RD	t <sub>RHDX</sub>	0	-	0	_	ns
Data float after RD	t <sub>RHDZ</sub>	_	51	_	2 t <sub>CLCL</sub> - 60	ns
ALE to valid data in	$t_{LLDV}$	_	294	_	8 t <sub>CLCL</sub> – 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	335	_	9 t <sub>CLCL</sub> – 165	ns
ALE to WR or RD	$t_{LLWL}$	117	217	3 t <sub>CLCL</sub> - 50	3 t <sub>CLCL</sub> +50	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	16	96	t <sub>CLCL</sub> - 40	t <sub>CLCL</sub> +40	ns
Address valid to WR	$t_{\sf AVWL}$	92	_	4 t <sub>CLCL</sub> - 130	_	ns
Data valid to WR transition	t <sub>QVWX</sub>	11	_	t <sub>CLCL</sub> – 45	_	ns
Data setup before WR	t <sub>QVWH</sub>	239	_	7 t <sub>CLCL</sub> – 150	_	ns
Data hold after WR	t <sub>WHQX</sub>	16	_	t <sub>CLCL</sub> - 40	_	ns
Address float after RD	t <sub>RLAZ</sub>	_	0	_	0	ns



### **Program Memory Read Cycle**



### **Data Memory Read Cycle**




**Data Memory Write Cycle** 

### AC Characteristics (cont'd)

Parameter	Symbol	Limit values		Unit
		Variable Frequ. = 3.5 M		
		min.	max.	

### **External Clock Drive**

Oscillator period	t <sub>CLCL</sub>	55.6	285	ns
High time	t <sub>CHCX</sub>	20	tCLCL-tCHCX	ns
Low time	t <sub>CLCX</sub>	20	tCLCL-tCHCX	ns
Rise time	<sup>t</sup> CLCH	_	20	ns
Fall time	<sup>t</sup> CHCL	_	20	ns
Oscillator frequency	1/t <sub>CLC</sub>	3.5	18	MHz




## **External Clock Cycle**

### AC Characteristics (cont'd)

Parameter	Symbol	Limit values			Unit	
		18 MHz clock		Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

### **System Clock Timing**

ALE to CLKOUT	t <sub>LLSH</sub>	349	_	7 t <sub>CLCL</sub> – 40	_	ns
CLKOUT high time	t <sub>SHSL</sub>	71	_	2 t <sub>CLCL</sub> - 40	_	ns
CLKOUT low time	t <sub>SLSH</sub>	516	_	10 t <sub>CLCL</sub> - 40	_	ns
CLKOUT low to ALE high	<sup>t</sup> SLLH	16	96	t <sub>CLCL</sub> - 40	t <sub>CLCL</sub> +40	ns



### **System Clock Timing**


### **ROM Verification Characteristics**

 $T_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}; V_{CC} = 5 \text{ V} \pm 10\%; V_{SS} = 0 \text{ V}$ 

Parameter	Symbol	Limit values		
		min. max.		


### **ROM Verification Mode 1 (Standard Verify Mode for not Read Protected ROM)**

Address to valid data	t <sub>AVQV</sub>	_	48 t <sub>CLCL</sub>	ns
ENABLE to valid data	t <sub>ELQV</sub>	_	48 t <sub>CLCL</sub>	ns
Data float after ENABLE	t <sub>EHOZ</sub>	0	48 t <sub>CLCL</sub>	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz




### **ROM Verification Mode 1**


### **ROM Verification Mode 2** (New Verify Mode for Protected and not Protected ROM)



### **ROM Verification Mode 2**




**Application Circuitry for Verifying the Internal ROM** 




AC Inputs during testing are driven at  $V_{\rm CC}$  - 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IHmin}$  for a logic '1' and  $V_{\rm ILmax}$  for a logic '0'.

### **AC Testing: Input, Output Waveforms**




For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm 20$  mA.


### **AC Testing: Float Waveforms**



### **Recommended Oscillator Circuits**

### **Package Outlines**





SMD = Surface Mounted Device