



# 3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCHR16543A

## FEATURES:

- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- All inputs, outputs, and I/O are 5V tolerant
- Supports hot insertion
- Available in SSOP, TSSOP, and TVSOP packages

## DRIVE FEATURES:

- Balanced Output Drivers:  $\pm 12\text{mA}$
- Low switching noise

## APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

## DESCRIPTION:


The LVCHR16543A 16-bit registered transceiver is built using advanced dual metal CMOS technology. The LVCHR16543A device can be used as two independent 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow. The A-to-B enable ( $\overline{CEAB}$ ) must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{cc}$  through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The LVCHR16543A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been designed to drive  $\pm 12\text{mA}$  at the designated threshold levels.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCHR16543A has "bus-hold" which retains the input's last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

OCTOBER 1999

## PIN CONFIGURATION

SSOP/ TSSOP/ TVSOP  
TOP VIEWABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>O</sub> < 0	-50	mA
I <sub>CC</sub>	Continuous Current through each V <sub>CC</sub> or GND	±100	mA
I <sub>SS</sub>			

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	6.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	6.5	8	pF

## NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
x <sub>A</sub> <sup>OEAB</sup>	A-to-B Output Enable Input (Active LOW)
x <sub>B</sub> <sup>OEBA</sup>	B-to-A Output Enable Input (Active LOW)
x <sub>A</sub> <sup>CEAB</sup>	A-to-B Enable Input (Active LOW)
x <sub>B</sub> <sup>CEBA</sup>	B-to-A Enable Input (Active LOW)
x <sub>A</sub> <sup>LEAB</sup>	A-to-B Latch Enable Input (Active LOW)
x <sub>B</sub> <sup>LEBA</sup>	B-to-A Latch Enable Input (Active LOW)
x <sub>Ax</sub>	A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup>
x <sub>Bx</sub>	B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup>

## NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH 8-BIT SECTION)<sup>(1,2)</sup>

Inputs					Output Buffers
x <sub>A</sub> <sup>CEAB</sup>	x <sub>A</sub> <sup>LEAB</sup>	x <sub>A</sub> <sup>OEAB</sup>	x <sub>Ax</sub>	x <sub>Bx</sub>	
H	X	X	X	Z	
X	X	H	X	Z	
L	H	L	X	B <sup>(3)</sup>	
L	L	L	L	L	
L	L	L	H	H	

## NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

2. A-to-B data flow is shown. B-to-A data flow is similar but uses <sub>A</sub><sup>CEBA</sup>, <sub>A</sub><sup>LEBA</sup>, and <sub>A</sub><sup>OEBA</sup>.

3. Before <sub>A</sub><sup>LEAB</sup> LOW-to-HIGH transition.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub> I <sub>IL</sub>	Input Leakage Current	VCC = 3.6V	V <sub>I</sub> = 0 to 5.5V	—	—	±5	µA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = 0 to 5.5V	—	—	±10	µA
I <sub>OFF</sub>	Input/Output Power Off Leakage	VCC = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 5.5V		—	—	±50	µA
V <sub>IK</sub>	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	VCC = 3.6V	V <sub>IN</sub> = GND or VCC	—	—	10	µA
			3.6 ≤ V <sub>IN</sub> ≤ 5.5V <sup>(2)</sup>	—	—	10	
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	500	µA

## NOTES:

1. Typical values are at VCC = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 3V	V <sub>I</sub> = 2V	-75	—	—	µA
			V <sub>I</sub> = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 2.3V	V <sub>I</sub> = 1.7V	—	—	—	µA
			V <sub>I</sub> = 0.7V	—	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	VCC = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	±500	µA

## NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 4mA	1.9	—	
			I <sub>OH</sub> = - 6mA	1.7	—	
		VCC = 2.7V	I <sub>OH</sub> = - 4mA	2.2	—	
			I <sub>OH</sub> = - 8mA	2	—	
		VCC = 3V	I <sub>OH</sub> = - 6mA	2.4	—	
			I <sub>OH</sub> = - 12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 6mA	—	0.55	
		VCC = 2.7V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 8mA	—	0.6	
		VCC = 3V	I <sub>OL</sub> = 6mA	—	0.55	
			I <sub>OL</sub> = 12mA	—	0.8	

## NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.  
TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, V<sub>CC</sub> = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
CPD	Power Dissipation Capacitance per Transceiver Outputs disabled			

SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	
$t_{PLH}$	Propagation Delay xAx to xBx or xBx to xAx	1.5	7	1.5	6	ns
$t_{PHL}$	Propagation Delay $x\overline{LEBA}$ to xAx, $x\overline{LEAB}$ to xBx	1.5	8	1.5	7	ns
$t_{PZH}$	Output Enable Time $x\overline{CEBA}$ or $x\overline{CEAB}$ to xAx or xBx	1.5	9	1.5	8	ns
$t_{PZL}$	Output Enable Time $x\overline{OEBA}$ or $x\overline{OEAB}$ to xAx or xBx	1.5	9	1.5	8	ns
$t_{PHZ}$	Output Disable Time $x\overline{CEBA}$ or $x\overline{CEAB}$ to xAx or xBx	1.5	7.5	1.5	6.5	ns
$t_{PLZ}$	Output Disable Time $x\overline{OEBA}$ or $x\overline{OEAB}$ to xAx or xBx	1.5	7.5	1.5	6.5	ns
$t_{SU}$	Set-up Time, data before $\overline{CE} \uparrow$	2	—	2	—	ns
$t_{SU}$	Set-up Time, data before $\overline{LE} \uparrow, \overline{CE}$ LOW	2	—	2	—	ns
$t_H$	Hold Time, data after $\overline{CE} \uparrow$	2	—	2	—	ns
$t_H$	Hold Time, data after $\overline{LE} \uparrow, \overline{CE}$ LOW	2	—	2	—	ns
$t_W$	Pulse Duration, $x\overline{LEBA}$ or $x\overline{LEAB}$ , $x\overline{CEBA}$ or $x\overline{CEAB}$ LOW	5	—	5	—	ns
$t_{SK(0)}$	Output Skew <sup>(2)</sup>	—	—	—	500	ps


## NOTES:

- See TEST CIRCUITS AND WAVEFORMS.  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .
- Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF



Test Circuit for All Outputs

## DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.


$R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2ns$ ;  $t_r \leq 2ns$ .


## SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open


Output Skew -  $t_{SK}(x)$ 

## NOTES:

1. For  $t_{SK}(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK}(b)$  OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

## NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

*for SALES:*  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
 (408) 654-6459