

# 64K (8192-word $\times$ 8-bit) SRAM with $\overline{\text{OE}}$ , $\overline{\text{CE1}}$ , and CE2 Control Pins

### Overview

The LC3564CM and LC3564CT-55U/70U are 8192-word × 8-bit asynchronous silicon gate CMOS SRAMs. These are full CMOS type SRAMs that adopt a six-transistor memory cell and feature fast access times, low operating power dissipation, and an ultralow standby current. These SRAMs provide three control signal inputs: an  $\overline{OE}$  input for high-speed memory access, and two chip enable lines,  $\overline{CE1}$  and CE2, for low power mode and device selection. These means that these SRAMs area ideal for systems that require low power and battery backup, and that they support easy memory expansion. The ultralow standby current that is a feature of these SRAMs allows them to be used with capacitor backup as well. Since these SRAMs support 3-V operation, they are also appropriate for use in portable battery operated systems.

#### **Features**

Supply voltage range: 2.7 to 5.5 V
 In 5-V operation mode: 5.0 V ±10%
 In 3-V operation mode: 3.0 V ±10%

• Address access time (t<sub>AA</sub>)

— In 5-V operation mode:

LC3564CM, and CT-55U: 55 ns (max) LC3564CM, and CT-70U: 70 ns (max)

— In 3-V operation mode:

LC3564CM, and CT-70U: 200 ns (max)

- Ultralow standby current
  - In 5-V operation mode: 1.0  $\mu$ A (Ta ≤ 70°C),

3.0  $\mu$ A (Ta ≤ 85°C)

— In 3-V operation mode:  $0.8 \mu A$  (Ta  $\leq 70^{\circ}C$ ),

2.5  $\mu$ A (Ta ≤ 85°C)

- Operating temperature range
  - In 5-V operation mode: –40 to 85°C
  - In 3-V operation mode: –40 to 85°C
- Data retention supply voltage: 2.0 to 5.5 V
- All input and output levels:
  - In 5-V operation mode: TTL compatible levels
  - In 3-V operation mode:  $V_{CC}$  –0.2 V/0.2 V
- Three control inputs:  $\overline{OE}$ ,  $\overline{CE1}$ , and CE2
- Shared input and output pins, three-state outputs
- · No clock required
- Packages


28-pin SOP (450 mil) plastic package: LC3564CM 28-pin TSOP (8 × 13.4 mm) plastic package: LC3564CT

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

# **Package Dimensions**


unit: mm

### 3187B-DIP28D





#### unit: mm

#### 3221-TSOP28A




### **Pin Assignments**





### **Block Diagram**



### **Pin Functions**

A0 to A12	Address inputs
WE	Read/write control input
ŌĒ	Output enable input
CE1, CE2	Chip enable inputs
I/O1 to I/O8	Data I/O
V <sub>CC</sub> , GND	Power supply and ground

### **Function Table**

Mode	CE1	CE2	ŌĒ	WE	I/O	Supply current
Read cycle	L	Н	L	Н	Data output	I <sub>CCA</sub>
Write cycle	L	Н	Х	L	Data input	I <sub>CCA</sub>
Output disable	L	Н	Н	Н	High impedance	I <sub>CCA</sub>
Not selected	Н	Х	X	Х	High impedance	Iccs
inot selected	Х	L	Х	Х	High impedance	Iccs

X : H or L

# **Specifications**

### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7.0	V
Input voltage	V <sub>IN</sub>		-0.3* to V <sub>CC</sub> + 0.3	V
I/O voltage	V <sub>I/O</sub>		$-0.3$ to $V_{CC} + 0.3$	V
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note: For pulse widths less than 30 ns: -3.0 V

### Input and Output Capacitances at $Ta = 25^{\circ}C$ , f = 1 MHz

Parameter Syr	Symbol	Conditions		Unit		
Faianetei	Symbol	Conditions	min	typ	max	Offic
I/O pin capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V		6	10	pF
Input pin capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V		6	10	pF

Note: These parameters are sampled, and are not measured for every unit.

### [5-V Operation]

### DC Allowable Operating Ranges at $Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$

Parameter Sy		Conditions		Unit		
Faianetei	Symbol	Conditions	min	typ	max	Office
Supply voltage	V <sub>CC</sub>		4.5	5.0	5.5	V
Input voltage	V <sub>IH</sub>		2.2		V <sub>CC</sub> + 0.3	V
input voitage	V <sub>IL</sub>		-0.3*		+0.8	V

Note: For pulse widths less than 30 ns: -3.0 V

### DC Electrical Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{CC} = 4.5$ to 5.5~V

Parameter		Cumphal	Con	ditiono				Ratings		Unit
Param	eter	Symbol	Conditions		min	typ *	max	Oill		
Input leakage current		ILI	V <sub>IN</sub> = 0 to V <sub>CC</sub>				-1.0		+1.0	μA
I/O leakage current		I <sub>LO</sub>	$V_{\overline{CE1}} = V_{IH} \text{ or } V_{CE2} = V_{WE} = V_{IL}, V_{I/O} = 0 \text{ to}$		V <sub>OE</sub> = \	/ <sub>IH</sub> or	-1.0		+1.0	μA
Output high-level voltage		V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA				2.4			V
Output low-level voltage		V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA						0.4	V
		I <sub>CCA1</sub>	$V_{CE1} \le 0.2 \text{ V}, V_{CE2} \ge I_{I/O} = 0 \text{ mA}, V_{IN} \le 0.2 \text{ M}$		0.2 V,	Ta ≤ 70°C		0.01	1.0	μA
	V <sub>CC</sub> – 0.2 V/0.2 V	-CCA1	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$			Ta ≤ 85°C			3.0	·
	inputs		V <sub>CE1</sub> ≤ 0.2 V,	min	LC3564	ICM, CT-55U			45	
		I <sub>CCA4</sub>	$V_{CE2} \ge V_{CC} - 0.2 \text{ V},$ $I_{I/O} = 0 \text{ mA},$	cycle	LC3564	ICM, CT-70U			35	mA
0				1 µs c	ycle			4		
Operating supply current		I <sub>CCA2</sub>	$V_{\overline{CE1}} = V_{IL}, V_{CE2} = V_{IN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	/ <sub>IH</sub> , I <sub>I/O</sub> :	= 0 mA,				7	mA
	TTL inputs		V <sub>CE1</sub> = V <sub>IL</sub> ,	min	LC3564	ICM, CT-55U			45	
		I <sub>CCA3</sub>	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		LC3564	ICM, CT-70U			40	mA
						7				
Standby mode supply	V <sub>CC</sub> – 0.2 V/0.2 V	I <sub>CCS1</sub>	$V_{CE2} \le 0.2 \text{ V or}$ $V_{CE1} \ge V_{CC} - 0.2 \text{ V}$			Ta ≤ 70°C		0.01	1.0	μA
current	inputs	10051	1		Ta ≤ 85°C			3.0		
	TTL inputs	I <sub>CC2</sub>	V <sub>CE2</sub> = V <sub>IL</sub> or V <sub>CE1</sub> =	· V <sub>IH</sub> , V <sub>I</sub>	N = 0 to	V <sub>CC</sub>			2.0	mA

Note \*: Reference values at  $V_{CC} = 5 \text{ V}$ ,  $Ta = 25^{\circ}C$ 

# AC Electrical Characteristics at $Ta = -40~to~+85^{\circ}C,\,V_{CC} = 4.5~to~5.5~V$

Parameter	Conditions
[AC Test Conditions]	
Input pulse voltage	$V_{IH} = 2.4 \text{ V}, V_{IL} = 0.6 \text{ V}$
Input rise and fall times	5 ns
Input and output timing level	1.5 V
Output load	LC3564CM and CT-55U/70U: 30 pF + 1 TTL gate (Including the jig capacitance.)

# **Read Cycle**

Parameter	Symbol	Symbol -55U		-70	ıU	Unit
		min	max	min	max	]
Read cycle time	t <sub>RC</sub>	55		70		ns
Address access time	t <sub>AA</sub>		55		70	ns
CE1 access time	t <sub>CA1</sub>		55		70	ns
CE2 access time	t <sub>CA2</sub>		55		70	ns
OE access time	t <sub>OA</sub>		30		35	ns
Output hold time	t <sub>OH</sub>	10		10		ns
CE1 output enable time	t <sub>COE1</sub>	5		10		ns
CE2 output enable time	t <sub>COE2</sub>	5		10		ns
OE output enable time	tooe	5		5		ns
CE1 output disable time	t <sub>COD1</sub>		20		30	ns
CE2 output disable time	t <sub>COD2</sub>		20		30	ns
OE output disable time	t <sub>OOD</sub>		20		25	ns

# Write Cycle

Parameter	Symbol	-55	-55U		U	Unit
		min	max	min	max	
Write cycle time	t <sub>WC</sub>	55		70		ns
Address setup time	t <sub>AS</sub>	0		0		ns
Write pulse width	t <sub>WP</sub>	40		50		ns
CE1 setup time	t <sub>CW1</sub>	50		60		ns
CE2 setup time	t <sub>CW2</sub>	50		60		ns
Write recovery time	t <sub>WR</sub>	0		0		ns
CE1 write recovery time	t <sub>WR1</sub>	0		0		ns
CE2 write recovery time	t <sub>WR2</sub>	0		0		ns
Data setup time	t <sub>DS</sub>	25		35		ns
Data hold time	t <sub>DH</sub>	0		0		ns
CE1 data hold time	t <sub>DH1</sub>	0		0		ns
CE2 data hold time	t <sub>DH2</sub>	0		0		ns
WE output enable time	t <sub>WOE</sub>	5		5		ns
WE output disable time	t <sub>WOD</sub>		30		30	ns

### [3-V Operation]

# DC Allowable Operating Ranges at $Ta = -40 \ to \ +85^{\circ}C, \ V_{CC} = 2.7 \ to \ 3.3 \ V$

Parameter Symbol		Conditions		Unit		
Farameter	Symbol	Conditions	min	typ	max	Offic
Supply voltage	V <sub>CC</sub>		2.7	3.0	3.3	V
Input voltage	$V_{IH}$		V <sub>CC</sub> - 0.2		V <sub>CC</sub>	V
input voitage	$V_{IL}$		0		0.2	V

# DC Electrical Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{CC} = 2.7$ to 3.3~V

Parameter		Cumhal	Con	ditions			Ratings			Unit
Falaili	etei	Symbol	Con	iuitions			min	typ *	max	Offic
Input leakage current		ILI	V <sub>IN</sub> = 0 to V <sub>CC</sub>				-1.0		+1.0	μA
I/O leakage current		I <sub>LO</sub>	$V_{\overline{CE1}} = V_{IH}$ or $V_{CE2} = V_{IL}$ or $V_{\overline{OE}} = V_{IH}$ or $V_{\overline{WE}} = V_{IL}$ , $V_{I/O} = 0$ to $V_{CC}$		-1.0		+1.0	μA		
Output high-level voltage		V <sub>OH</sub>	$I_{OH} = -0.5 \text{ mA}$				V <sub>CC</sub> - 0.2			V
Output low-level voltage		V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA				0.2	V		
			$V_{CE1} \le V_{IL}, V_{CE2} \ge V_{II}$ $I_{I/O} = 0 \text{ mA}, V_{IN} \le V_{II}$			Ta ≤ 70°C		0.01	0.8	
		I <sub>CCA1</sub>	$V_{IN} \ge V_{IH}$	_ 01		Ta ≤ 85°C			2.5	μA
Operation supply current	V <sub>CC</sub> – 0.2 V/0.2 V inputs	I <sub>CCA4</sub>	$V_{\overline{CE1}} \le V_{IL},$ $V_{CE2} \ge V_{IH},$ $I_{I/O} = 0 \text{ mA},$	min cycle	LC3564	CM, CT-70U			20	mA
			DUTY = 100%	1 µs c	ycle			3		mA
Standby mode supply	V <sub>CC</sub> – 0.2 V/0.2 V	lassi	$V_{CE2} \le 0.2 \text{ V or}$ $V_{CE1} \ge V_{IH}$		Ta ≤ 70°C		0.01	0.8	μA	
current	inputs	I <sub>CCS1</sub>	VCE1 ≤ VIH VCE2 ≥ VIH			Ta ≤ 85°C			2.5	μΑ

Note \*: Reference values at V<sub>CC</sub> = 3 V, Ta = 25°C

# AC Electrical Characteristics at $Ta = -40~to~+85^{\circ}C,\,V_{CC} = 2.7~to~3.3~V$

Parameter	Conditions
[AC Test Conditions]	
Input pulse voltage	$V_{IH} = V_{CC} - 0.2 \text{ V}, V_{IL} = 0.2 \text{ V}$
Input rise and fall times	10 ns
Input and output timing level	1.5 V
Output load	LC3564CM, CT-70U : 30pF (Including the jig capacitance.)

### **Read Cycle**


Parameter		LC3564C		
	Symbol	-10		Unit
		min	max	
Read cycle time	t <sub>RC</sub>	200		ns
Address access time	t <sub>AA</sub>		200	ns
CE1 access time	t <sub>CA1</sub>		200	ns
CE2 access time	t <sub>CA2</sub>		200	ns
OE access time	t <sub>OA</sub>		100	ns
Output hold time	t <sub>OH</sub>	20		ns
CE1 output enable time	t <sub>COE1</sub>	20		ns
CE2 output enable time	t <sub>COE2</sub>	20		ns
OE output enable time	t <sub>OOE</sub>	10		ns
CE1 output disable time	t <sub>COD1</sub>		60	ns
CE2 output disable time	t <sub>COD2</sub>		60	ns
OE output disable time	t <sub>OOD</sub>		50	ns

# Write Cycle


	Symbol	LC3564CN		
Parameter		-70	Unit	
		min	max	
Write cycle time	t <sub>WC</sub>	200		ns
Address setup time	t <sub>AS</sub>	0		ns
Write pulse width	t <sub>WP</sub>	140		ns
CE1 setup time	t <sub>CW1</sub>	150		ns
CE2 setup time	t <sub>CW2</sub>	0		ns
Write recovery time	t <sub>WR</sub>	0		ns
CE1 write recovery time	t <sub>WR1</sub>	0		ns
CE2 write recovery time	t <sub>WR2</sub>	130		ns
Data setup time	t <sub>DS</sub>	0		ns
Data hold time	t <sub>DH</sub>	0		ns
CE1 data hold time	t <sub>DH1</sub>	0		ns
CE2 data hold time	t <sub>DH2</sub>	10		ns
WE output enable time	t <sub>WOE</sub>			ns
WE output disable time	t <sub>WOD</sub>		60	ns


### **Timing Charts**


### Read Cycle \*1



# Write Cycle (1): WE Write \*6







Notes: 1. Hold WE high during the read cycle.

- 2. Applications must not apply reverse phase signals to the D<sub>OUT</sub> pins when those pins are in the output state.

  3. The time tWP is the period when CE1 and WE are low and CE2 is high, and is defined as the time from the fall of WE until either CE1 or WE rises, or CE2 falls, whichever occurs first.
- 4. The times t<sub>CW1</sub> and t<sub>CW2</sub> are periods when  $\overline{\text{CE1}}$  and  $\overline{\text{WE}}$  are low and CE2 is high. They are defined as the times from the fall of  $\overline{\text{CE1}}$  or the rise of CE2 to the rise of  $\overline{\text{CE1}}$  and  $\overline{\text{WE}}$ , or the fall of CE2, whichever occurs first.
- $5. \ \underline{\text{The D}_{\text{OUT}}} \ \text{pins will be in the high-impedance state if either } \overline{\text{OE}} \ \text{is high, } \overline{\text{CE1}} \ \text{is high, CE2 is low, or } \overline{\text{WE}} \ \text{is low.}$
- 6. OE must be held either at V<sub>IH</sub> or V<sub>IL</sub> during the write cycle.
- 7. The D<sub>OUT</sub> pins have the same phase as the write cycle write data.

#### Data Retention Characteristics at $Ta = -40 \text{ to } +85^{\circ}\text{C}$


Parameter	Symbol	Conditions		Ratings			Unit
raiametei		Conditions	Conditions		typ	max	Offic
Data retention supply voltage	V <sub>DR</sub>	$V_{CE2} \le 0.2 \text{ V or} \ V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}, V_{CE2} \ge V_{CC} - 0.2 \text{ V}$		2.0		5.5	μA
Data retention supply current I <sub>CCDR</sub>		or V <sub>CE1</sub> ≥ V <sub>CC</sub> – 0.2 V,	Ta ≤ 70°C			0.8	μΑ
	CCDR		Ta ≤ 85°C			2.5	
Chip enable setup time	t <sub>CDR</sub>			0			ns
Chip enable hold time	t <sub>R</sub>			t <sub>RC</sub> *			ns

Note \*: t<sub>RC</sub> is the read cycle time.

Data Retention Waveforms (1): CE1 Control

 $\begin{array}{c|c} & & & & & & & \\ VCC & & & & & & \\ VCCL^* & & & & & \\ \hline V_{IH} & & & & & \\ \hline V_{DR} & & & & \\ \hline V_{\overline{CE}1} & & & & \\ \hline V_{\overline{CE}1} \geq V_{CC} - 0.2V & & \\ \hline GND & & & & \\ \hline \end{array}$ 

Data Retention Waveforms (2): CE2 Control



Note \*:In 5-V operation: 4.5 V In 3-V operation: 2.7 V

#### **Notes on Circuit Design**

When actually design a circuit using these devices, take the following points into consideration and design the circuit so that none of the maximum rating items are ever exceeded.

- Variations in the supply voltage
- · Variations in the electrical characteristics of components such as semiconductor devices, resistors, and capacitors.
- Ambient temperature
- Variations in input and clock signals
- Possible application of abnormal pulses

Also, these devices must be operated within the ranges stipulated in the allowable operating ranges.

If CMOS IC input pins are left open, intermediate potential input voltages may occur leading to incorrect operation due to through currents or other phenomenon. Applications must handle unused input pins appropriately.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2002. Specifications and information herein are subject to change without notice.