

No. 3492

LC66P408

### 4-bit Microcontroller with Built-in PROM

#### **OVERVIEW**

The LC66P408 is a 4-bit microcontroller with a built-in 8 Kbyte PROM. It is compatible with the LC6640X series mask ROM devices, making it ideal for prototyping and software development and testing.


The LC66P408 features 33 user-defined options comprising output configuration, output level after reset, watchdog timer and oscillator configuration options. The output configuration options are open-drain, open-drain with pull-up, and CMOS. The oscillator options are ceramic resonator, RC oscillator and external clock.


The LC66P408 operates from a 5 V supply and is available in 42-pin DIPs and 48-pin OFPs.

#### **FEATURES**

- 33 user-defined options including port output configuration, output level after reset and watchdog timer options
- Ceramic resonator, RC oscillator or external clock option
- 8 Kbyte PROM (0000H to 2007H user addressable)
- Compatible with the LC6640X series mask ROM devices
- 0.92 to 10.0 μs instruction cycle time
- 5 V supply
- 42-pin DIP and 48-pin OFP


#### **PINOUTS**






### **PACKAGE DIMENSIONS**


Unit: mm 3025B-DIP42S



#### 3156-QIP48E



### **BLOCK DIAGRAM**



## PIN DESCRIPTION

Nu	Number						
DIP42S	QIP48E	Name	Description				
1	44	D0/P00					
2	45	D1/P01	Multiplexed 4-bit input/output port P0 (P00 to P03) and PROM data bus				
3	46	D2/P02	lines (D0 to D3)				
4	47	D3/P03					
5	48	D4/P10					
6	1	D5/P11	Multiplexed 4-bit input/output port P1 (P10 to P13) and PROM data bus				
7	2	D6/P12	lines (D4 to D7)				
8	3	D7/P13					
9	4	A0/SI0/P20					
10	5	A1/SO0/P21	Multiplexed 4-bit input/output port P2 (P20 to P23), serial input 0 (SI0), serial output 0 (SO0), serial clock 0 (SCK0), interrupt request 0 (INT0) and				
11	7	A2/SCKO/P22	PROM address bus lines (A0 to A3)				
12	8	A3/INT0/P23					
13	9	A4/INT1/P30	Multiplexed 3-bit input/output port P3 (P30 to P32), interrupt request 1				
14	10	A5/POUT0/P31	(NT1), timer outputs (POUT0 and POUT1) and PROM address bus lines				
15	11	A6/POUT1/P32	(A4 to A6)				
16	12	HOLD/P33	Multiplexed single-bit input port (P33) and hold-mode control input (HOLD)				
17	13	A7/P40					
18	14	A8/P41	Multiplexed 4-bit input/output port P4 (P40 to P43) and PROM address bus				
24	22	A9/P42	lines (A7 to A10)				
25	23	A10/P43					
19	15	VPP/TEST	CPU test input				
20	16	VSS	Ground				
21	17	OSC1	External oscillator connections				
22	20	OSC2	External oscillator connections				
23	21	RES	Reset input				
26	24	A11/P50					
27	25	A12/P51	Multiplexed 4-bit input/output port P5 (P50 to P53), interrupt request 2				
28	26	A13/P52	(INT2) and PROM address bus lines (A11 to A13)				
29	27	INT2/P53					
30	28	SI1/P60					
31	29	SO1/P61	Multiplexed 4-bit input/output port P6 (P60 to P63), serial input 1 (SI1),				
32	31	SCK1/P62	serial output 1 (SO1), serial clock 1 (SCK1), event counter input (PIN1) and PROM data security control input (DASEC)				
33	32	DASEC/PIN1/P63					
34	33	PC2	Objective and DO				
35	34	PC3	2-bit input/output port PC				

N	Number		
DIP42S	QIP48E	Name	Description
36	35	AN1/PD0	
37	36	AN2/PD1	Multiplexed 4-bit input port PD (PD0 to PD3), PROM program control input
38	37	AN3/PD2	(PGM) and analog-to-digital converter inputs (AN1 to AN4)
39	38	AN4/PD3/PGM	
40	39	VDD	5 V supply
41	40	AN5/PE0/CE	Multiplexed 2-bit input port PE (PE0 to PE1), PROM chip enable (CE) and
42	41	AN6/PE1/OE	output enable (OE), and analog-to-digital converter inputs (AN5 and AN6)
_	6, 18, 19, 30, 42, 43	NC	No connection

### **SPECIFICATIONS**

### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unlt
Supply voltage range	V <sub>DD</sub>	-0.3 to 7.0	٧
Ports P2 to P6 (excluding P33) input voltage range. See note 1.	V <sub>I1</sub>	-0.3 to 15.0	٧
Input voltage range for all inputs. See note 2.	V <sub>I2</sub>	$-0.3$ to $V_{DD}$ + $0.3$	٧
Ports P2 to P6 (excluding P33) output voltage range. See note 1.	Voi	-0.3 to 15.0	٧
Output voltage range for all outputs. See note 2.	V <sub>02</sub>	$-0.3$ to $V_{DD}$ + $0.3$	٧
Ports P0, P1, P4 and P5 output source current	-lop1	2	mA
Ports P2, P3 (excluding P33), P6 and PC output source current	-l <sub>OP2</sub>	4	mA
Ports P0 to P6 (excluding P33) and PC output sink current	lon	20	mA
Ports P0 to P3 (excluding P33), P40 and P41 total sink current	Σl <sub>ON1</sub>	75	mA
Ports P42, P43, P5, P6 and PC total sink current	Σl <sub>ON2</sub>	75	mA
Ports P0 to P3 (excluding P33), P40 and P41 total source current	-Σl <sub>OPi</sub>	25	mA
Ports P42, P43, P5, P6 and PC total source current	-Σl <sub>OP2</sub>	25	mA
Power dissipation (DIP42S)	P <sub>D1</sub>	600	mW
Power dissipation (QFP48E). See note 3.	P <sub>D2</sub>	430	mW
Operating temperature range	Topr	-30 to 70	°C
Storage temperature range	T <sub>stg</sub>	-55 to 125	°C

### Notes

- 1. Open-drain output configuration option
- 2. All output configuration options
- 3. Heat-soak the QFP package before mounting. Do not immerse the package in the solder dip tank when mounting the QFP on the substrate, and avoid prolonged contact with the solder.

# **Recommended Operating Conditions**

 $T_a = 25$  °C,  $V_{SS} = 0$  V

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	5	٧
Supply voltage range	V <sub>DD</sub>	4.5 to 5.5	V
Hold-mode supply voltage range for data retention	V <sub>DD</sub>	1.8 to 5.5	V

### **Electrical Characteristics**

 $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -30 to 70 °C unless otherwise noted

		A states	Rating			Unit
Parameter	Symbol	Condition	min	typ	max	- Onne
		4 MHz ceramic resonator	-	4.5	8.0	mA
Reset-mode supply current	loo	4 MHz external clock	-	6.5	11.0	mA
		RC oscillator	-	4	8	mA
		4 MHz ceramic resonator	-	3.0	5,5	mA
Halt-mode supply current	Юрнт	4 MHz external clock	_	3.5	6.0	mA
		RC oscillator	-	3.0	5.5	mA
Hold-mode supply current	ррнр	V <sub>DD</sub> = 1.8 to 5.5 V	-	0.01	10.0	μА
Ports P2, P3 (excluding P33), P5 and P6, RES and OSC1 LOW-level input voltage	VILI	Output n-channel transistor OFF. See note 1.	Vss	_	0.25V <sub>DD</sub>	٧
HOLD/P33 LOW-level input voltage	VIL2	V <sub>DD</sub> = 1.8 to 5.5 V	Vss	_	0.25V <sub>DD</sub>	٧
Ports P0, P1, P4, PC, PD and PE, and TEST LOW-level input voltage	V <sub>IL3</sub>	Output n-channel transistor OFF, See note 1.	Vss	-	0.3V <sub>DD</sub>	٧
Ports P2 to P6 (excluding P33) HIGH-level input voltage	V <sub>IH1</sub>	Output n-channel transistor OFF. See note 2.	0.75V <sub>DD</sub>	<b>-</b>	13.5	٧
HOLD/P33, RES and OSC1 HIGH-level input voltage	V <sub>IH2</sub>	Output n-channel transistor OFF	0.75V <sub>DD</sub>	_	V <sub>DD</sub>	٧
Ports P0, P1, PC, PD and PE HIGH-level input voltage	V <sub>IH3</sub>	Output n-channel transistor OFF. See note 1.	0.7V <sub>DD</sub>	-	V <sub>DD</sub>	٧
Ports P0 to P6 (excluding P33) and	.,	l <sub>OL</sub> = 1.6 mA	-		0.4	l v
PC LOW-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 10 mA	_	_	1.5	
		$I_{OH} = -1$ mA. See note 3.	V <sub>DD</sub> - 1.0	_	-	
Ports P2, P3 (excluding P33), P6 and PC HIGH-level output voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -0.1 mA. See note 3.	V <sub>DD</sub> — 0.5	-	_	٧
Ports P0, P1, P4 and P5 HIGH-level	V <sub>OH2</sub>	V <sub>DD</sub> = 4.5 V, l <sub>OH</sub> = -0.2 mA. See note 4.	2.4	-	-	٧
output voltage		I <sub>OH</sub> = -0.13 mA. See note 4.	V <sub>DD</sub> — 1.35	_	_	
Ports P2, P3, P5 and P6, and RES and OSC1 Schmitt-trigger LOW-level threshold voltage	V <sub>tL</sub>		0.25V <sub>DD</sub>	-	0.5V <sub>DD</sub>	٧
Ports P2, P3, P5, and P6, and RES and OSC1 Schmitt-trigger HIGH-level threshold voltage	V <sub>1H</sub>		0.5V <sub>DD</sub>	-	0.75V <sub>DD</sub>	٧

#### LC66P408

Personatas	Oumbal	Candillan				
Parameter	Symbol	Condition	min	typ	max	Unit
Ports P2, P3, P5 and P6, RES and OSC1 Schmitt-trigger hysteresis voltage	V <sub>HYS</sub>		-	0.1V <sub>DD</sub>	-	v
LOW-level input current for all inputs	l <sub>IL</sub>	V <sub>I</sub> = V <sub>SS</sub> , output n-channel transistor OFF. See note 2.	1	-		μА
Ports P2 to P6 (excluding P33) HIGH-level input current	lins	V <sub>I</sub> = 13.5 V, output n-channel transistor OFF. See note 2.	-	-	5	μА
Ports Po, P1 and P33, and RES and OSC1 HIGH-level input current	l <sub>IH2</sub>	V <sub>1</sub> = V <sub>DD</sub> , output n-channel transistor OFF. See note 1.	-	-	1	μА
Ports PC2, PC3, PD and PE HIGH-level input current	Інз	V <sub>I</sub> = V <sub>DD</sub> , output n-channel transistor OFF. See note 1.	-	_	1	μА
Ports P2 to P6 output leakage current	l <sub>OFF1</sub>	V <sub>I</sub> = 13.5 V. See note 2.	-	-	5	μА
Ports P0, P1 and PC output leakage current	l <sub>OFF2</sub>	$V_I = V_{DD}$ . See note 2.	-	_	1	μА
Ports P0, P1, P4 and P5 output current with pull-up option	I <sub>PO</sub>	V <sub>I</sub> = V <sub>SS</sub> , V <sub>DD</sub> = 5.5 V. See note 4.	-1.6	_	-	mA
Ceramic resonator input frequency	f <sub>CF</sub>		-	4		MHz
Ceramic resonator input stabilization time	tors		-	_	10	ms
RC oscillator input frequency	f <sub>RC</sub>	$R = 2.2 \text{ k}\Omega \pm 1\%,$ $C = 100 \text{ pF} \pm 1\%$	2	3	4	MHz
External RC oscillator capacitance	C <sub>ext</sub>		-	100	-	pF
External RC oscillator resistance	R <sub>ext</sub>		-	2.2	_	kΩ

### Notes

- 1. Ports with CMOS output configuration option cannot be used as input ports.
- 2. Open-drain output configuration option
- 3. CMOS output configuration option
- 4. Pull-up output configuration option

### A/D converter characteristics

 $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -30 to 70  $^{\circ}C$ 

Parameter	Sample 1		1114		
	Symbol Symbol	min	typ	max	Unit
Resolution	Res	-	6	_	bits
Absolute accuracy	A <sub>ABS</sub>	_	±1	±1.5	lsb
Linearity error	Lin	-	±0.5	±1	lsb
AN1 to AN6 analog input voltage	VINAD	V <sub>SS</sub>	-	V <sub>DD</sub>	٧
Low-speed conversion time	lcadl.	-	128tcyc	256t <sub>CYC</sub>	μs
High-speed conversion time	tcadh	_	64tcyc	1281cyc	με


### **Comparator characteristics**

 $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -30 to 70  $^{\circ}C$ 

Parameter	Symbol	Rating			l luit
ralanete		mln	typ	max	Unit
AN1 to AN6 comparator accuracy	Асесм	_	±1	±1.5	lsb
AN1 to AN6 threshold voltage	V <sub>THCM</sub>	V <sub>SS</sub>	-	V <sub>DD</sub>	٧
AN1 to AN6 input voltage	Vince	V <sub>SS</sub>	-	V <sub>DD</sub>	٧
Conversion time	t <sub>CCM</sub>	-	_	30	μs

## **Timing Characteristics**

# Serial input/output timing




 $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0 V,  $T_{\text{a}}$  = -30 to 70  $^{\circ}\text{C}$ 


Parameter	Symbol		1,		
ratasmor		min	typ	max	Unit
Instruction cycle time	leye	0.92	_	10	μs
SCKO and SCK1 serial clock input cycle time	tоксу	0.9	_	-	μs
SCKO and SCK1 senal clock output cycle time	tocy	2t <sub>CYC</sub>	_	-	μs
SCKO and SCK1 serial clock input pulsewidth	tck1	0,4	-	-	μs
SCKO and SCK1 serial clock output pulsewidth	tскн	tovo	_	-	μs
SCKO and SCK1 serial clock output rise time	teka	-	_	0.1	μѕ
SCKO and SCK1 serial clock output fall time	†CK <del>F</del>	-	-	0.1	μѕ
SIO and SI1 serial data setup time	tick	0.3	-	_	μѕ
SIO and SI1 serial data hold time	tскі	0.3	_	-	μs
SO0 and SO1 serial data output delay	tско	-	_	0.3	μs

#### Note

Each test input and output has an RC load as shown in the following figure.




## **External clock timing**



 $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -30 to 70 °C

Parameter	Symbol	Rating			11_14
		min	typ	max	Unit
OSC1 external clock input frequency	f <sub>ext</sub>	0.4		4.35	MHz
OSC1 external clock LOW-level input pulsewidth	textL	70	_	-	ns
OSC1 external clock HIGH-level input pulsewidth	t <sub>extH</sub>	70	-	-	ns
OSC1 external clock input rise time	t <sub>extR</sub>	_	-	30	ns
OSC1 external clock input fall time	textF	-	-	30	ns

### Interrupt and reset timing



 $V_{\text{DD}}$  = 4.5 to 5.5 V,  $V_{\text{SS}}$  = 0 V,  $T_{\text{a}}$  = -30 to 70  $^{\circ}\text{C}$ 

Parameter	Symbol				
raidiletei		min	typ .	max	- Unit
INTO LOW-level pulsewidth	tion	2t <sub>CYC</sub>	-	-	μs
INTO HIGH-level pulsewidth	цон	2t <sub>CYC</sub>	-	_	μs
NT1 and NT2 LOW-level pulsewidth	tııı	2t <sub>CYC</sub>	_	-	μs
NT1 and NT2 HIGH-level pulsewidth	ųıн	2t <sub>CYC</sub>	-	-	μs
PIN1 LOW-level input pulsewidth	t <sub>PINL</sub>	2t <sub>CYC</sub>	-	_	μs
PIN1 HIGH-level input pulsewidth	фінн	2t <sub>CYC</sub>	_	_	μs
RES LOW-level input pulsewidth	tası.	3tcvc	-		μs
RES HIGH-level input pulsewidth	tasн	3t <sub>CYC</sub>	-	-	μs

# INPUT AND OUTPUT FUNCTIONS

The LC66P408 has many multiplexed pins whose function is controlled by software. The function of each of these pins is shown in the following table.

Name	Function				
Do/Poo					
D1/P01	Ports P00 to P03 can be addressed as either a 4-bit port or four, single-bit ports. They function as data				
D2/P02	bus lines when memory is addressed. They also have halt-mode control functions.				
D3/P03					
D4/P10					
D5/P11	Ports P10 to P13 can be addressed as either a 4-bit port or four, single-bit ports. They function as data				
D6/P12	bus lines when memory is addressed.				
D7/P13					
A0/SI0/P20					
A1/S00/P21	Ports P20 to P23 can be addressed as either a 4-bit port or four, single-bit ports. They function as address bus inputs when memory is addressed. Port P20 also functions as a serial data input, P21 as				
A2/SCK0/P22	a serial data output, P22 as a serial data clock and P23 as an interrupt request, pulsewidth measurement and event counter input using timer 0.				
A3/INT0/P23	mont and over counter input doing times of				
A4/INT1/P30	Ports P30 to P32 can be addressed as either a 3-bit port, a 4-bit port with P33 or three, single-bit				
A5/POUT0/P31	ports. They function as address bus inputs when memory is addressed. Port P30 also functions as an interrupt request input, P31 as a square-wave output from timer 0 and P32 as a square-wave output				
A6/POUT1/P32	from timer 1 and a PWM output.				
HOLD/P33	Port P33 can be addressed as either a 4-bit port with P30 to P32 or a single-bit port. It functions as the hold-mode control input when P33 is LOW and the HOLD instruction is executed. The CPU restarts when P33 goes HIGH again. Reset signals on RES are ignored during hold mode.				
A7/P40					
A8/P41	Ports P40 to P43 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with				
A9/P42	P50 to P53. They function as address bus inputs when memory is addressed.				
A10/P43					
A11/P50					
A12/P51	Ports P50 to P53 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with				
A13/P52	P40 to P43. Ports P50 to P52 function as address bus inputs when memory is addressed. Port P53 also functions as an interrupt request input.				
ĪNT2/P53					
SI1/P60					
SO1/P61	Ports P60 to P63 can be addressed as either a 4-bit port or four, single-bit ports. Port P60 also				
SCK1/P62	functions as a serial data input, P61 as a serial data output, P62 as a serial data clock and P63 as a data security control input and timer 1 event counter input.				
DASEC/PIN1/P63					
PC2					
PC3	Ports PC2 and PC3 can be addressed as either a 2-bit port or two, single-bit ports.				
AN1/PD0					
AN2/PD1	Ports PD0 to PD3 can be addressed as either a 4-bit port or four, single-bit ports. They also function				
AN3/PD2	as analog-to-digital converter inputs. In addition, port PD3 also functions as the memory program control input.				
AN4/PD3/PGM					

Name	Function			
AN5/PE0/CE	Ports PEO to PE1 can be addressed as either a 2-bit port or two, single-bit ports. They function as chip			
AN6/PE1/OE	enable and write enable, respectively, when memory is addressed. They also function as analog-to-digital converter inputs.			
OSC1	OSC1 and OSC2 function as the external ceramic resonator or RC oscillator connections. When an			
OSC2	external clock is used, OSC2 is left open.			
RES	When RES goes LOW while HOLD/P33 is HIGH, the CPU is reset.			
VPP/TEST	CPU test input. Normally connected to ground			

#### **USER OPTIONS**

#### **Oscillator Options**

There are three user options for the oscillator—an external clock, an RC oscillator and a ceramic resonator. The internal circuits of OSC1 and OSC2 for the external clock, RC oscillator and ceramic resonator options are shown in figures 1, 2 and 3, respectively. Note the Schmitt-trigger inputs for both the external clock and RC oscillator options.



Figure 1. External clock option




Figure 2. RC oscillator option




Figure 3. Ceramic resonator option

### **Output Options**

There are two user options for the output configuration of each port—n-channel open drain and p-channel, active pull-up, shown in figures 4 and 5, respectively. Ports P2, P3, P5 and P6 have Schmitt-trigger inputs in both output configurations.




Figure 4. N-channel open-drain option

The p-channel pull-up option for ports P0, P1, P4 and P5 results in an n-channel sink transistor with a p-channel, active pull-up transistor configuration, and for ports P2, P3, P6 and PC, a CMOS configuration.




Figure 5. P-channel pull-up option

The n-channel open-drain outputs for ports P2 to P6 have a withstand voltage greater than 15 V.

### **Output Level After Reset Option**

The output level of ports P0 and P1 after a CPU reset is user selectable.

#### Watchdog Timer Option

A watchdog timer is available to prevent program runaway.

### **PROM SPECIFICATION**

# **Specifying Programs and Options**

The user-addressable memory is 0000H to 2007H. Addresses 0000H to 1FFFH are for user programs, and addresses 2000H to 2007H, for option specification. The

option specification is coded using the information shown in the following table.

Address Data bit	Data bit	Parameter	Opti	Option		
	Data Dit		0	1		
	DO	Watchdog timer function	No	Yes		
	D1	Port P0 level after reset	LOW	HIGH		
	D2	Port P1 level after reset	LOW	HIGH		
2000H	D3	No function	Set to	0 0		
	D4	Oscillator	RC oscillator or external clock	Ceramic resonator		
	D5 to D7	No function	Set k	0 0		
	D0	Port P00 output configuration				
	D1	Port P01 output configuration	On the desire	Pull-up		
	D2	Port P02 output configuration	Open-drain			
2001H	D3	Port P03 output configuration				
200111	D4	Port Pt0 output configuration				
	D5	Port P11 output configuration	0			
	D6	Port P12 output configuration	Open-drain	Pull-up		
	D7	Port P13 output configuration				
DO	D0	Port P20 output configuration				
	D1	Port P21 output configuration				
	D2	Port P22 output configuration	Open-drain	Pull-up		
2002H	D3	Port P23 output configuration				
2002H	D4	Port P30 output configuration		-		
	D5	Port P31 output configuration	Open-drain	Pull-up		
	D6	Port P32 output configuration				
	D7	No function	Set to	0		
	DO	Port P40 output configuration				
	D1 .	Port P41 output configuration		- ·		
	D2	Port P42 output configuration	Open-drain	Pull-up		
2003H	D3	Port P43 output configuration				
ZUUJN	D4	Port P50 output configuration				
	D5	Port P51 output configuration		_		
	D6	Port P52 output configuration	Open-drain	Pull-up		
	D7	Port P53 output configuration				
	Do	Port P60 output configuration				
	D1	Port P61 output configuration				
2004H	D2	Port P62 output configuration	Open-drain	Pull-up		
	D3	Port P63 output configuration				
	D4 to D7	No function	Set to	. 0		

Address Data bit	D	Option		
	Parameter	0	1	
2005H	D0 to D7	No function	Set to 0	
2006H	D0 to D7	No function	Set to 0	
	D0, D1	No function	Set to 0	
000711	D2	Port PC2 output configuration	Onen drain	Dullium
2007H	D3	Port PC3 output configuration	Open-drain	Pull-up
	D4 to D7	No function	Set to 0	

#### Note


Ports with CMOS output configuration cannot be used as input ports.

The assembler execute command when specifying programs and options using a Sanyo cross assembler is LC66S.EXE.

### **PROM Programming**

The PROM can be programmed using a special adapter board, W66EP308D/408D for the 42-pin DIP and

W66EP308Q/408Q for the 48-pin QFP as shown in the following figure, and a universal EPROM programmer.



The PROM address range is 0000H to 2007H. Addresses 2008H and above cannot be either programmed or read.

The EPROM programmer should be Intel 27128 compatible with  $V_{PP}=21~V$ . The recommended programmers are shown in the following table. Please contact your nearest Sanyo representative if you intend to use an alternative EPROM programmer.

Manufacturer	Model	
ADVANTEST	TR4943, R4944A, R4945 or equivalent	
Sanyo	EVA850 or EVA800 special-purpose programmers	

#### Note

Intel is a registered trademark of Intel Corporation.

ADVANTEST is a registered trademark of ADVANTEST Corporation.


The EPROM programmer adapter incorporates a data security switch. When this switch is ON, data is secure, and when OFF, the data lines are floating and the PROM can be programmed. Note that when the data lines are floating, the EPROM programmer will return an error. This error can be ignored.

#### APPLICATION NOTES

#### Reset Timing

The reset signal on  $\overline{RES}$  should be held LOW for a minimum of three instruction cycles after the oscillator

has stabilized to ensure correct operation, as shown in the following figure.



After a reset occurs, all I/O ports are reset to open-drain output configuration with floating outputs, except for ports P0 and P1 which both have an output level after reset option. The output configuration of each port is then set using the specified options during the eight instruction cycles after  $\overline{\text{RES}}$  goes HIGH. Program execution then begins from address 0000H.

The LC66E408/P408 can also be reset while in hold mode (HOLD/P33 is LOW) as long as hold mode is exited before RES goes HIGH again.

#### Reference Clock

The external circuit for a ceramic resonator is shown in figure 6, and the recommended resonator and component

values, in the following table. The oscillator stabilization characteristics are shown in figure 7.




Figure 6. Ceramic resonator

Ceramic resonator	Capacitance		
Ceramic resonator	C1	C2	
4 MHz Murata CSA-4.00MG	33 pF ±10%	33 pF ±10%	
4 MHz Kyocera KBR-4.0MS	33 pF ±10%	33 pF ±10%	
4 MHz Murata CST-4.00MG with internal capacitor	N/A	N/A	
4 MHz Kyocera KBR-4.0MES with internal capacitor	N/A	N/A	






Figure 7. Ceramic resonator stabilization time


The external circuit for an RC oscillator is shown in the following figure.



The external clock input connection is OSC1. The remaining oscillator connection, OSC2, should be left open as shown in the following figure.



The RC oscillator frequency is determined by the external resistor and capacitor and has only been specified for  $R_{\text{ext}} = 2.2 \text{ k}\Omega$  and  $C_{\text{ext}} = 100 \text{ pF}$ . The frequency for other values of  $R_{\text{ext}}$  and  $C_{\text{ext}}$  can be determined from the graph in the following figure.





- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

### **Preparation Procedure**

The preparation procedures shown in the following figure for DIP and QFP packages should always be followed prior to mounting the packages on the substrate.

Note that the QFP package should be heat-soaked for 24 hours at 125 °C immediately prior to mounting.






### Screening procedure

The construction of the microcontroller with a blank built-in PROM makes it impossible for Sanyo to completely factory-test it before shipping. To prove reliability of the programmed devices, the screening procedure shown in the following figure should always be followed.

Note that it is not possible to perform a write test on the blank PROM. 100% yield, therefore, cannot be guaranteed.



#### **ORDERING INFORMATION**

When ordering identical mask ROM and PROM devices simultaneously, provide an EPROM containing the target memory contents together with separate order forms for each of the mask ROM and PROM versions.

When ordering a PROM device, provide an EPROM containing the target memory contents together with an order form.

When ordering either an LC66404A 4 Kbyte or LC66406A 6 Kbyte mask ROM device, insert a jump

command, or any similar command, to avoid executing an address beyond the range of the target device. In addition, write a 0 into all locations above 2007H.

A comparison of the LC66P408 characteristics with those of the LC6640X mask ROM devices is shown in the following table.

Parameter	Symbol	Condition	LC66P408	LC6640X series	Unit
Recommended supply voltage range	V <sub>DD</sub>		4.5 to 5.5	4.0 to 6.0	٧
		4 MHz ceramic resonator	5.5	3.0	
Maximum hait-mode supply current	IDDHT	4 MHz external clock	6.0	3.5	mA
		RC oscillator	5.5	3.0	
External RC oscillator capacitance	Cext		100	100	pF
External RC oscillator resistance	Rext		2.2	2.7	kΩ
Port output configuration after reset			Open-drain (Po and P1 also have pull-up)	Specified by user option	

A breakdown of the LC66 series devices, which includes the LC66408 and LC6640X devices, is shown in the following table.

Device	Pins	ROM capacity	RAM capacity	Package type
LC66304A/306A/308A	42	4/6/8 Kbyte ROM	512 bytes	DIP42S or QFP48E
LC66E308	42	8 Kbyte EPROM	512 bytes	DIC42S or QFC48
LC66P308	42	8 Kbyte PROM	512 bytes	DIP42S or QFP48E
LC66404A/406A/408A	42	4/6/8 Kbyte ROM	512 byles	DIP42S or QFP48E
LC66E408	42	8 Kbyte EPROM	512 bytes	DIC42S or QFC48
LC66P408	42	8 Kbyte PROM	512 bytes	DIP42S or QFP48E
LC66506B/508B/512B/516B	64	6/8/12/16 Kbyte ROM	512 byles	DIP64S or QFP64A
LC66E516	64	16 Kbyte EPROM	512 bytes	DIC64S or QFC64
LC66P516	64	16 Kbyte PROM	512 bytes	DIP64S or QIP64E

### Sanyo ROM Services

Sanyo offers various services at nominal charges. These include ROM writing, ROM reading, and package

stamping and screening. Contact your local Sanyo representative for further information.