

Military 32K x 8 CMOS EPROM

KEY FEATURES

- High Performance CMOS
 - 120 ns Access Time
- Fast Programming
- DESC SMD No. 5962-86063
- 300 Mil DIP or Standard 600 Mil DIP
- Ceramic Leadless Chip Carrier (CLLCC)
- EPI Processing
 - Latch-Up Immunity to 200 mA
 - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration


GENERAL DESCRIPTION

The WS27C256L is a performance oriented 256K UV Erasable Electrically Programmable Read Only Memory organized as 32K words x 8 bits/word. It is manufactured using an advanced CMOS technology which enables it to operate at speeds up to 120 nsecs. The memory was designed utilizing WSI's patented self-aligned split gate EPROM cell, resulting in a low power device with a very cost effective die size.

The WS27C256L 256K EPROM provides 32K of 8 bit wide code store capacity for DSP, microprocessor, and microcontroller-based systems. Its 120 nsec access time over the full Military temperature range provides the potential of no-wait state operation. And where this parameter is important, the WS27C256L provides the user with a very fast 35 nsec T_{OE} output enable time.

The WS27C256L is offered in a 28 pin 300 mil skinny CERDIP or the standard 600 mil CERDIP, and also in a 32 pad Ceramic Leadless Chip Carrier (CLLCC) for surface mount applications. All packages incorporate the standard JEDEC EPROM pinout.

PIN CONFIGURATION



PRODUCT SELECTION GUIDE

PARAMETER	WS27C256L-12	WS27C256L-15	WS27C256L-20
Address Access Time (Max)	120 ns	150 ns	200 ns
Chip Select Time (Max)	120 ns	150 ns	200 ns
Output Enable Time (Max)	35 ns	40 ns	40 ns

Return to Main Menu 4-7

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature	65° to + 150°C
Voltage on any Pin with	
Respect to Ground	0.6V to +7V
V _{PP} with Respect to Ground	0.6V to + 14V
V _{CC} Supply Voltage with	
Respect to Ground	0.6V to +7V
ESD Protection	>2000V

*NOTICE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

OPERATING RANGE

RANGE	TEMPERATURE	V _{CC}
Military	−55°C to +125°C	+5V ± 10%

DC READ CHARACTERISTICS Over Operating Range. (See Above)

SYMBOL	PARAMETER	TEST CONDI	TIONS	MIN	MAX	UNITS
V _{IL}	Input Low Voltage		-0.5	0.8	V	
V _{IH}	Input High Voltage			2.0	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -400 \ \mu A$		3.5		V
I _{SB1}	V _{CC} Standby Current (CMOS)	$\overline{\text{CE}} = V_{\text{CC}} \pm 0.3 \text{ V (Not)}$	te 2)		100	μA
I _{SB2}	V _{CC} Standby Current	CE = V _{IH}			1	mA
1	V _{CC} Active Current	$\overline{CE} = \overline{OE} = V_{IL}$	F = 5 MHz		40	mA
Icc	V _{CC} Active Current	(Note 1)	F = 8 MHz		50	mA
I _{PP}	V _{PP} Supply Current	$V_{PP} = V_{CC}$			100	μA
V _{PP}	V _{PP} Read Voltage		V _{CC} -0.4	V_{CC}	V	
I _{LI}	Input Leakage Current	$V_{IN} = 5.5 \text{ V or Gnd}$		-10	10	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 5.5 V or Gnd		-10	10	μΑ

 $\textbf{NOTES:} \quad 1. \quad \text{The supply current is the sum of } I_{\text{CC}} \text{ and } I_{\text{PP}}. \text{ The maximum current value is with Outputs } O_0 \text{ to } O_7 \text{ unloaded.}$

AC READ CHARACTERISTICS Over Operating Range (See Above)


SYMBOL	PARAMETER	WS27C256L-12		WS27C256L-15		WS27C256L-20		UNITS
STIVIBUL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t _{ACC}	Address to Output Delay		120		150		200	
t _{CE}	CE to Output Delay		120		150		200	
t _{OE}	OE to Output Delay		35		40		40	
t _{DF}	Output Disable to Output Float (Note 3)		35		40		40	ns
t _{OH}	Output Hold From Addresses, CE or OE, Whichever Occurred First (Note 3)	0		0		0		

NOTE: 3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.



^{2.} CMOS inputs: $V_{IL} = GND \pm 0.3V$, $V_{IH} = V_{CC} \pm 0.3 V$.

AC READ TIMING DIAGRAM



NOTE: 4. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .

CAPACITANCE(5) $T_A = 25$ °C, f = 1 MHz


SYMBOL	PARAMETER	CONDITIONS	TYP ⁽⁶⁾	MAX	UNITS
C _{IN}	Input Capacitance	$V_{IN} = 0V$	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF
C _{VPP}	V _{PP} Capacitance	V _{PP} = 0 V	18	25	pF

NOTES: 5. This parameter is only sampled and is not 100% tested.

6. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

TEST LOAD (High Impedance Test Systems)

A.C. TESTING INPUT/OUTPUT WAVEFORM



NOTE: 7. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters.

A 0.1 microfarad capacitor in parallel with a 0.01 microfarad capacitor connected between V_{CC} and ground is recommended.

Inadequate decoupling may result in access time degradation or other transient performance failures.

PROGRAMMING INFORMATION

DC CHARACTERISTICS ($T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.0 \pm 0.25$ V, $V_{PP} = 12.5 \pm 0.5$ V. See Notes 8, 9 and 10)


SYMBOLS	PARAMETER	MIN	MAX	UNITS
I _{LI}	Input Leakage Current $(V_{IN} = V_{CC} \text{ or Gnd})$	-10	10	μA
Ірр	V_{PP} Supply Current During Programming Pulse ($\overline{CE}/\overline{PGM} = V_{IL}$)		60	mA
I _{cc}	V _{CC} Supply Current		40	mA
V _{IL}	Input Low Voltage	-0.1	0.8	V
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage During Verify (I _{OL} = 2.1 mA)		0.4	V
V _{OH}	Output High Voltage During Verify $(I_{OH} = -400 \mu A)$	3.5		V

- NOTES: 8. V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP}.
 9. V_{PP} must not be greater than 14 volts including overshoot. During CE/PGM = V_{IL}, V_{PP} must not be switched from 5 volts to 12.5 volts or vice-versa.
 10. During power up the CE/PGM pin must be brought high (≥ V_{IH}) either coincident with or before power is applied to V_{PP}.

AC CHARACTERISTICS $(T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.0 \pm 0.25 \text{ V}, V_{PP} = 12.5 \pm 0.5 \text{ V})$

SYMBOLS	PARAMETER	MIN	TYP	MAX	UNITS
t _{AS}	Address Setup Time	2			μs
t _{COH}	CE High to OE High	2			μs
t _{OES}	Output Enable Setup Time	2			μs
t _{OS}	Data Setup Time	2			μs
t _{AH}	Address Hold Time	0			μs
t _{OH}	Data Hold Time	2			μs
t _{DF}	Chip Disable to Output Float Delay	0		55	ns
t _{OE}	Data Valid From Output Enable			55	ns
t _{VS}	V _{PP} Setup Time	2			μs
t _{PW}	PGM Pulse Width	500		1000	μs
t _{OCX}	OE Low to CE "Don't Care"	2			μs

PROGRAMMING WAVEFORM



MODE SELECTION

The modes of operation of the WS27C256L are listed below. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A_9 for device signature.

MODE	PINS	CE/PGM	ŌĒ	A ₉	A ₀	V _{PP}	v _{cc}	OUTPUTS
Read		V _{IL}	V_{IL}	Х	Х	V _{CC}	5.0 V	D _{OUT}
Output Disab	le	Х	V_{IH}	Х	Х	V _{CC}	5.0 V	High Z
Standby		V _{IH}	Х	Х	Х	V _{CC}	5.0 V	High Z
Programming)	V _{IL}	V _{IH}	Х	Х	V _{PP} ⁽¹²⁾	5.8 V	D _{IN}
Program Ver	ify	Х	V_{IL}	Х	Х	V _{PP} ⁽¹²⁾	5.8 V	D _{OUT}
Program Inhi	bit	V _{IH}	V _{IH}	Х	Х	V _{PP} ⁽¹²⁾	5.0 V	High Z
Signature	Manufacturer ⁽¹³⁾	V _{IL}	V_{IL}	V _H ⁽¹²⁾	V _{IL}	V _{cc}	5.0 V	23 H
Signature	Device ⁽¹³⁾	V _{IL}	V_{IL}	V _H ⁽¹²⁾	V _{IH}	V _{CC}	5.0 V	C0 H

NOTES: 11. X can be V_{IL} or V_{IH} .

12. $V_H = V_{PP} = 12.5 \pm 0.5 V$.

13. $A_1 - A_8$, $A_{10} - A_{14} = V_{IL}$.

ORDERING INFORMATION

SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
120	32 Pad CLLCC	C2	Military	MIL-STD-883C
120	28 Pin CERDIP, 0.6"	D2	Military	MIL-STD-883C
120	28 Pin CERDIP, 0.3"	T2	Military	MIL-STD-883C
150	28 Pin CERDIP, 0.6"	D2	Military	MIL-STD-883C
150	28 Pin CERDIP, 0.3"	T2	Military	MIL-STD-883C
200	28 Pin CERDIP, 0.6"	D2	Military	MIL-STD-883C
	(ns) 120 120 120 150 150	(ns) TYPE 120 32 Pad CLLCC 120 28 Pin CERDIP, 0.6" 120 28 Pin CERDIP, 0.3" 150 28 Pin CERDIP, 0.6" 150 28 Pin CERDIP, 0.3"	(ns) TYPE DRAWING 120 32 Pad CLLCC C2 120 28 Pin CERDIP, 0.6" D2 120 28 Pin CERDIP, 0.3" T2 150 28 Pin CERDIP, 0.6" D2 150 28 Pin CERDIP, 0.3" T2	Incomplete (ns) PACKAGE TYPE PACKAGE DRAWING TEMPERATURE RANGE 120 32 Pad CLLCC C2 Military 120 28 Pin CERDIP, 0.6" D2 Military 120 28 Pin CERDIP, 0.3" T2 Military 150 28 Pin CERDIP, 0.6" D2 Military 150 28 Pin CERDIP, 0.3" T2 Military 150 28 Pin CERDIP, 0.3" T2 Military

NOTE: The actual part marking will not include the initials "WS."

PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS

REFER TO PAGE 5-1

The WS27C256L is programmed using Algorithm C shown on page 5-7.

^{*}SMD product. See page 4-1 for SMD number.