(Continued)

# 16-bit Proprietary Microcontroller

CMOS

# FMC-16LX MB90335 Series

# MB90337/F337/V330A

# DESCRIPTION


The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also MiniHost operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F<sup>2</sup>MC\* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

\* : F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

# ■ FEATURES

- Clock
  - · Built-in oscillation circuit and PLL clock frequency multiplication circuit
  - Oscillation clock The machine clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz) Clock for USB is 48 MHz Machine clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
  - Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable
  - Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating Vcc = 3.3 V)
- The maximum memory space:16 MB
- 24-bit addressing
- Bank addressing

# PACKAGE



#### (Continued)

#### Instruction system

Data types: Bit, Byte, Word, Long word Addressing mode (23 types) Enhanced high-precision computing with 32-bit accumulator Enhance Multiply/Divide instructions with sign and the RETI instruction

#### • Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- · Instruction set symmetry and barrel shift instructions

#### • Program Patch Function (2 address pointer)

- 4-byte instruction queue
- Interrupt function
  - Priority levels are programmable
  - 20 interrupts
- Data transfer function
  - Expanded intelligent I/O service function (EI2OS) : Maximum of 16 channels
  - µDMAC : Maximum 16 channels

#### • Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time base timer mode (with the oscillator clock and time base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
- Package
  - LQFP-64P (FPT-64P-M09 : 0.65 mm pin pitch)
- Process : CMOS technology
- Operation guaranteed temperature: -40 °C to +85 °C (0 °C to +70 °C when USB is in use)

# ■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

- I/O port: Max 45 ports
- Time-base timer : 1channel
- Watchdog timer : 1 channel
- 16-bit reload timer : 1 channel
- Multi-functional timer
  - 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse can be set by the program.
  - 16-bit PWC timer : 1 channel Timer function and pulse width measurement function

#### • UART : 2 channels

- Equipped with Full duplex double buffer with 8-bit lenghth
- Asynchronous transfer or clock-synchronous serial (I/O extended serial) transfer can be set.
- Extended I/O serial interface: 1 channel

#### • DTP/External interrupt circuit (8 channels)

- Activate the extended intelligent I/O service by external interrupt input
- · Interrupt output by external interrupt input

#### • Delayed interrupt output module

• Output an interrupt request for task switching

#### • USB : 1 channel

- USB function (conform to USB 2.0 Full Speed)
- Supports for Full Speed/Endpoint are specifiable up to six.
- Dual port RAM (The FIFO mode is supported).
- Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
- USB Mini Host function

#### • I<sup>2</sup>C Interface : 1 channel

- Supports Intel SM bus standards and Phillips I<sup>2</sup>C bus standards
- Two-wire data transfer protocol specification
- · Master and slave transmission/reception

#### Note : I<sup>2</sup>C licenae :

Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Phillips.

# PRODUCT LINEUP

#### 1. MB90335 Series

Part number	MB90V330A	MB90F337 MB90337					
Туре	For evaluation	Built-in FLASH MEMORY	Built-in Mask ROM				
ROM capacity	No	64 KI	oyte				
RAM capacity	28 Kbyte	4 Kbyte					
Emulator-specific power supply *	Used bit	_					
CPU functions	Number of basic instructions Minimum instruction execu- tion time Addressing type Program Patch Function maximum memory space						
Ports	I/O Ports(CMOS) 45 ports						
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable. It can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels						
16-bit reload timer	16-bit reload timer operation Built-in 1 channel						
Multi-functional timer	8/16-bit PPG timer (8-bit mod 16-bit PWC timer $\times$ 1 channed		$e \times 2$ channels)				
DTP/External interrupt	8 channels Interrupt factor : "L"→"H" edg	ge /"H"→"L" edge /"L" level /	"H" level selectable				
l <sup>2</sup> C	1 channel						
Extended I/O serial interface	1 channel						
USB	1 channel USB function (conform to USB 2.0 Full Speed) USB Mini-HOST function						
Withstand voltage of 5 V	6 ports (Excluding VBUS and	d I/O for I <sup>2</sup> C)					
Low Power Consumption Mode	Sleep mode/Timebase timer mode/Stop mode/CPU intermittent mode						
Process	CMOS	CMOS					
Operating voltage VCC	3.3 V $\pm$ 0.3 V (at maximum m	nachine clock 24 MHz)					

\*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.


## PACKAGES AND PRODUCT MODELS

Package	MB90337	MB90F337	MB90V330A	
FPT-64P-M09 (LQFP-0.65 mm)	0	0	×	
PGA-299C-A01 (PGA)	×	×	0	

 $\odot$  : Yes  $~\times$  : No

Note : For detailed information on each package, see "■ PACKAGE DIMENSIONS".

#### ■ PIN ASSIGNMENT



# ■ PIN DESCRIPTION

Pin no.		Circuit	Status at		
QFPM09	Pin name	type*	reset/ function	Function	
46 , 47	X0, X1	A	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the X1 pin side uncon- nected.	
23	RST	F	Reset input	External reset input pin.	
25 to 32	P00 to P07	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)	
33 to 40	P10 to P17	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)	
41 to 44	P20 to P23	D		General purpose input/output port.	
45	P24	D		General purpose input/output port.	
45	PPG0			Functions as output pins of PPG timers ch0.	
	P25 to P27			General purpose input/output port.	
51 to 53	PPG1 to PPG3	D		Functions as output pins of PPG timers ch1 to ch3.	
62	P40	Н		General purpose input/output port.	
02	TIN0			Function as event input pin of 16-bit reload timer.	
63	P41	Н		General purpose input/output port.	
05	TOT0		Port input	Function as output pin of 16-bit reload timer.	
11	P42	Н	(High-Z)	General purpose input/output port.	
	SIN0			Functions as a data input pin for UART ch0.	
12	P43	Н		General purpose input/output port.	
12	SOT0			Functions as a data output pin for UART ch0.	
13	P44	Н		General purpose input/output port.	
10	SCK0			Functions as a clock I/O pin for UART ch0.	
14	P45	н		General purpose input/output port.	
17	SIN1			Functions as a data input pin for UART ch1.	
15	P46	н		General purpose input/output port.	
10	SOT1			Functions as a data output pin for UART ch1.	
16	P47	н		General purpose input/output port.	
	SCK1			Functions as a clock I/O pin for UART ch1.	
50	P50	К		General purpose input/output port.	
64	P51	К		General purpose input/output port.	
17, 18	P52, P53	К		General purpose input/output port.	
24	P54	К		General purpose input/output port.	

\* : For circuit information, see "■ I/O CIRCUIT TYPE".

Pin no. QFPM09	Pin name	Circuit type*	Status at reset/ function	Function	
54, 55	P60, P61	С		General purpose input/output port. (withstand voltage of 5 V)	
54, 55	INT0, INT1			Functions as the input pin for external interrupt ch0 and ch1.	
	P62			General purpose input/output port. (withstand voltage of 5 V)	
56	INT2	С		Functions as the input pin for external interrupt ch2.	
	SIN			Data input pin for simple serial IO.	
	P63			General purpose input/output port. (withstand voltage of 5 V)	
57	INT3	С		Functions as the input pin for external interrupt ch3.	
	SOT			Data output pin for simple serial IO	
	P64			General purpose input/output port. (withstand voltage of 5 V)	
58	INT4	С		Functions as the input pin for external interrupt ch4.	
	SCK		Port input	Clock I/O pin for simple serial IO.	
	P65		(High-Z)	General purpose input/output port. (withstand voltage of 5 V)	
59	INT5	С		Functions as the input pin for external interrupt ch5.	
	PWC			Functions as the PWC input pin.	
	P66		1	General purpose input/output port.	
	INT6			Functions as the input pin for external interrupt ch6.	
60	SCL0	С		Functions as the input/output pin for I <sup>2</sup> C interface clock. The port output must be placed in High-Z state during I <sup>2</sup> C interface operation.	
	P67			General purpose input/output port.	
61	INT7	с		Functions as the input pin for external interrupt ch7.	
01	SDA0	U		Functions as the I <sup>2</sup> C interface data input/output pin. The port output must be placed in High-Z state during I <sup>2</sup> C interface operation	
1	VBUS	С	VBUS input	Status detection pin of USB cable.	
3	DVM	J		USB function D – pin.	
4	DVP	J	USB input	USB function D + pin.	
7	HVM	J	(SUSPEND)	USB Mini Host D – pin.	
8	HVP	J		USB Mini Host D + pin.	
10	HCONX	Е	High output	External pull-up resistor connection pin.	
21, 22	MD1, MD0	В	Mode input	Input his for colocting operation mode	
20	MD2	G	Pin	Input pin for selecting operation mode.	
5	Vcc			Power supply pin.	
9	Vcc			Power supply pin.	
49	Vcc			Power supply pin.	
2	Vss		Power	Power supply pin (GND).	
6	Vss		supply	Power supply pin (GND).	
19	Vss			Power supply pin (GND).	
48	Vss			Power supply pin (GND).	

\* : For circuit information, see "■ I/O CIRCUIT TYPE".

# ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	<ul> <li>Oscillation feedback resistance : approx. 1 MΩ</li> <li>With standby control</li> </ul>
В	Hysteresis input	CMOS hysteresis input
с	Nch Nout Hysteresis input Standby control signal	<ul> <li>Hysteresis input</li> <li>Nch open drain output</li> </ul>
D	Pch Pout Nch Nout Hysteresis input Standby control signal	<ul> <li>CMOS output</li> <li>CMOS hysteresis input (With input interception function at standby)</li> <li>Note : • The I/O ports and internal resources share one output buffer for their outputs.</li> <li>The I/O port and internal resources share one input buffer for their input.</li> </ul>
Е	Pch Pout Nch Nout	CMOS output
F	Hysteresis input	<ul> <li>CMOS hysteresis input with pull-up</li> <li>Resistor approx. 50 kΩ</li> </ul>
G	Hysteresis input	<ul> <li>CMOS hysteresis input with pull-down</li> <li>Resistor approx. 50 kΩ</li> <li>FLASH product is not provided with pull-down resistor.</li> </ul>

(Continu		
Туре	Circuit	Remarks
н	Pch Pout Open drain control signal Nch Nout Hysteresis input Standby control signal	<ul> <li>CMOS output</li> <li>CMOS hysteresis input (With input interception function at standby)</li> <li>With open drain control signal</li> </ul>
I	CTL Pch Pout Nch Nout Mch CMOS input CMOS input Standby control signal	<ul> <li>CMOS output</li> <li>CMOS input (With input interception function at standby)</li> <li>Programmable pull-up Resistor approx. 50 kΩ</li> </ul>
J	D+ input D-input D-input D-input D-input D-input Full D + output Full D-output Low D + output Low D + output Direction Speed	• USB I/O pin
к	Pch Pout Nch Nout 777 CMOS input Standby control signal	<ul> <li>CMOS output</li> <li>CMOS input (With input interception function at standby)</li> </ul>

## HANDLING DEVICES

#### 1. Preventing latchup and turning on power supply

Latchup may occur on CMOS IC under the following conditions:

1. If a voltage higher than Vcc or lower than Vss is applied to input and output pins.

2. A voltage higher than the rated voltage is applied between Vcc and Vss.


When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using CMOSICs, take great care to prevent the occurrence of latchup.

#### 2. Treatment of unused pins

Leaving unused input pins open may cause a malfunction. These pins must therefore be set to a pull-up or pulldown state.

#### 3. About the attention when the external clock is used

#### Using external clock



#### 4. Treatment of power supply pins (Vcc/Vss)

When the device is provided with multiple V<sub>cc</sub> and V<sub>ss</sub> pins, be sure to connect all of the power pins to the power supply and ground outside the device to reduce latch-up and unwanted radiation, prevent the strobe signal from malfunctioning due to a rise of grand level, and to follow the standards of total output current for device design reasons. The power supply source should be connected to the V<sub>cc</sub> and V<sub>ss</sub> of this device at the lowest possible impedance. It is also advisable to connect a bypass capacitor of approximately 0.1  $\mu$ F between V<sub>cc</sub> and V<sub>ss</sub> near this device.

#### 5. About crystal oscillator circuit

Noise near the X0/X1 pin may cause the device to malfunction. When designing the artwork for a PC board using the microcontroller, it is strongly advisable to place the X0/X1 and crystal (ceramic) oscillator, and the bypass capacitor leading to the ground as close to one another as possible and prevent their writing patterns from crossing other patterns as possible be cause stable operation can be expected with such a layout.

#### 6. Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL internal automatic oscillator circuit.Performance of this operation, however, cannot be guaranteed.

## 7. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the Vcc supply voltage operating range. For stabilization reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak values) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard Vcc supply voltage and the transient regulation does not exceed


0.1 V/ms at temporary changes such as power supply switching.

#### 8. Writing to flash memory


For serial writing to flash memory, always make sure that the operating voltage  $V_{CC}$  is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage  $V_{CC}$  is between 3.0 V and 3.6 V.

# MB90335 Series

## BLOCK DIAGRAM



#### MEMORY MAP




Memory Map of MB90335 Series

- Notes : When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000<sub>H</sub> to FFFFFH") of bank FF is visible from the higher addresses ("008000<sub>H</sub> to 00FFFFH") of bank 00.
  - For setting the ROM mirror function, see "16. ROM mirror function select module" in "■ PERIPHERAL RESOURCES".
- Reference : The ROM mirror function is for using the C compiler small model.
  - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
  - When the C compiler small model is used, the data table mirror image can be shown at "008000<sub>H</sub> to 00FFFF<sub>H</sub>" by storing the data table at "FF8000<sub>H</sub> to FFFFFF<sub>H</sub>".
     Therefore, data tables in the ROM area can be referenced without declaring the far addressing with


Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.

## ■ F<sup>2</sup>MC-16L CPU PROGRAMMING MODEL


#### • Dedicated register



#### • General purpose registers



Processor status



# ■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
00000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB			
000001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXXB			
000002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB			
00003н		Prohibite	d		·			
000004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB			
000005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXX <sub>В</sub>			
000006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB			
000007н to 00000Fн		Prohibited	d					
000010н	DDR0	Port 0 Direction Register	R/W	Port 0	000000000			
000011н	DDR1	Port 1 Direction Register	R/W	Port 1	00000000			
000012н	DDR2	Port 2 Direction Register	R/W	Port 2	00000000			
000013н		Prohibite	d		•			
000014н	DDR4	Port 4 Direction Register	R/W	Port 4	00000000			
000015н	DDR5	Port 5 Direction Register	R/W	Port 5	00000			
000016н	DDR6	Port 6 Direction Register	R/W	Port 6	00000000			
000017н to 00001Ан		Prohibited						
00001Bн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (OD control)	000000000			
00001Сн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	00000000B			
00001Dн	RDR1	Port 0 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	00000000			
00001Eн 00001Fн		Prohibite	d					
000020н	SMR0	Serial Mode Register ch0	R/W		0010000 <sub>B</sub>			
000021н	SCR0	Serial Control Register ch0	R/W		00000100 <sub>B</sub>			
	SIDR0	Serial Input Data Register ch0	R	UART0				
000022н	SODR0	Serial Output Data Register ch0	W		XXXXXXXXB			
000023н	SSR0	Serial Status Register ch0	R/W	-	00001000			
000024н	UTRLR0	UART Prescaler Reload Register ch0	R/W	Communication	00000000			
000025н	UTCR0	UART Prescaler Control Register ch0	R/W	Prescaler (UART0)	0000-000в			
000026н	SMR1	Serial Mode Register ch1	R/W		0010000			
000027н	SCR1	Serial Control Register ch1	R/W	UART1	00000100в			
000000	SIDR1	Serial Input Data Register ch1	R					
000028н	SODR1	Serial Output Data Register ch1	W		XXXXXXXXB			
000029н	SSR1	Serial Status Register ch1	R/W	1	00001000в			

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
00002Ан	UTRLR1	UART Prescaler Reload Register ch1	R/W	Communication	00000000
00002Вн	UTCR1	UART Prescaler Control Register ch1	R/W	Prescaler (UART1)	0000-000в
00002Сн					
to		Prohibited			
00003Bн					
00003Cн	ENIR	Interrupt/DTP Enable Register	R/W		000000000B
00003Dн	EIRR	Interrupt/DTP source Register	R/W	DTP/External	0 0 0 0 0 0 0 0 0 <sub>B</sub>
00003Ен	ELVR	Request Level Setting Register Lower	R/W	interrupt	0 0 0 0 0 0 0 0 <sub>B</sub>
00003Fн		Request Level Setting Register Higher	R/W		00000000
000040н to		Prohibited			
10 000045н		Frombled			
000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch0	0Х0 0 0ХХ1в
<b>000047</b> н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch1	0Х00001в
<b>000048</b> н	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch2	0Х0 0 0ХХ1в
000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch3	0Х0 0 0 0 0 1в
00004Ан					
00004Bн		Prohibited			
00004Cн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch0/1	000000XXB
00004Dн	11001	Prohibited	1011		
00004Eн	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch2/3	0 0 0 0 0 0 0 XX <sub>B</sub>
00004Fн				1100112/0	000000000
to		Prohibited			
000057н					
000058н	SMCS	Serial Mode Control Status Register	R/W	Euton de d. Cariel	ХХХХО О О Ов
000059н	51005	Senai mode Control Status Negister	1.7/ 7.7	Extended Serial	00000010 <sub>B</sub>
00005Ан	SDR	Serial Data Register	R/W	1/0	XXXXXXXXB
00005Bн	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0ХХХ0 0 0 0в
00005Сн	PWCSR	PWC Control Status Register	R/W		00000000
00005Dн	FWCSK	FWC Control Status Register	r./ v v	101.1	0 0 0 0 0 0 0 0 X <sub>B</sub>
00005Ен		DWC Data Duffer Degister		16-bit PWC Timer	00000000
00005Fн	PWCR	PWC Data Buffer Register	R/W	FWC TIME	00000000
000060н	DIVR	PWC Dividing Ratio Register	R/W		0 Ов
000061н		Prohibited			
000062н	TMOODO				00000000
000063н	TMCSR0	Timer control status Register	R/W		XXXX 0 0 0 0 <sub>B</sub>
000004	TMR0	16-bit Timer Register Lower	R	16-bit Reload	XXXXXXXXB
000064н	TMRLR0	16-bit Reload Register Lower	W	Timer	XXXXXXXXB
000005	TMR0	16-bit Timer Register Higher	R		XXXXXXXXB
000065н	TMRLR0	16-bit Reload Register Higher	W	-	XXXXXXXXB
				1	(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000066н to 00006Ен		Prohibited			
00006Fн	ROMM	ROM Mirroring Function Selection Register	W	ROM Mirror Function Selection Module	1 1в
000070н	IBSR0	I <sup>2</sup> C Bus Status Register	R		00000000
000071н	IBCR0	I <sup>2</sup> C Bus Control Register	R/W	-	00000000
000072н	ICCR0	I <sup>2</sup> C Bus Clock Selection Register	R/W	I <sup>2</sup> C Bus Interface	XX 0 XXXXX <sub>B</sub>
000073н	IADR0	I <sup>2</sup> C Bus Address Register	R/W		XXXXXXXXB
000074н	IDAR0	I <sup>2</sup> C Bus Data Register	R/W		XXXXXXXXB
000075н to 00009Ан		Prohibited	1		
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W		000000000
00009Сн	DSRL	DMA Status Register Lower	R/W	μDMAC	00000000
00009Dн	DSRH	DMA Status Register Higher	R/W		00000000
00009Ен	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	000000000
00009Fн	DIRR	Delayed Interrupt Source generate/ release Register	R/W	Delayed Interrupt	0в
0000А0н	LPMCR	Low Power Consumption Mode Register	R/W	Low Power Consumption control circuit	00011000в
0000А1н	CKSCR	Clock Selection Register	R/W	Clock	1111100в
0000A2н		Prohibited	•		
0000АЗн		FTOTIBLEa			
0000A4н	DSSR	DMA Stop Status Register	R/W	μDMAC	00000000B
0000А5н to 0000А7н		Prohibited			
0000A8н	WDTC	Watchdog Control Register	R/W	Watchdog Timer	X - XXX 1 1 1в
0000А9н	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 0 0 1 0 Ов
0000ААн			1	1	1
0000ABн		Prohibited			
0000ACн	DERL	DMA Enable Register Lower	R/W		00000000
0000ADн	DERH	DMA Enable Register Higher	R/W	μDMAC	00000000
0000АЕн	FMCR	Flash Memory Control Status Register	R/W	FLASH MEMORY I/F	0 0 0 X 0 0 0 0 <sub>B</sub>
0000AFн		Prohibited		1	1

# MB90335 Series

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
0000B1н	ICR01	Interrupt Control Register 01	R/W		00000111в
0000B2н	ICR02	Interrupt Control Register 02	R/W		00000111в
0000ВЗн	ICR03	Interrupt Control Register 03	R/W		00000111 <sub>B</sub>
0000B4н	ICR04	Interrupt Control Register 04	R/W		00000111 <sub>B</sub>
0000B5н	ICR05	Interrupt Control Register 05	R/W	Interrupt Controller	00000111 <sub>B</sub>
0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111в
<b>0000В7</b> н	ICR07	Interrupt Control Register 07	R/W		00000111в
0000B8н	ICR08	Interrupt Control Register 08	R/W		00000111в
0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111 <sub>B</sub>
0000BAH	ICR10	Interrupt Control Register 10	R/W		00000111в
0000BBH	ICR11	Interrupt Control Register 11	R/W		00000111в
0000ВСн	ICR12	Interrupt Control Register 12	R/W		00000111в
0000BDн	ICR13	Interrupt Control Register 13	R/W		00000111в
0000BEH	ICR14	Interrupt Control Register 14	R/W	-	00000111 <sub>B</sub>
0000BFн	ICR15	Interrupt Control Register 15	R/W		00000111 <sub>B</sub>
0000С0н	HCNT0	USB Host Control Register 0	R/W		00000000 <sub>B</sub>
0000C1н	HCNT1	USB Host Control Register 1	R/W		00000001 <sub>B</sub>
0000C2н	HIRQ	USB Host Interruption Register	R/W		00000000 <sub>B</sub>
0000СЗн	HERR	USB Host Error Status Register	R/W	-	0000011в
0000C4н	HSTATE	USB Host State Status Register	R/W		ХХ 0 1 0 0 1 0в
0000С5н	HFCOMP	USB SOF Interrupt FRAME compare Register	R/W		000000000
0000С6н		USB Retry Timer Setting Register 0	R/W		00000000 <sub>B</sub>
0000C7н	HRTIMER	USB Retry Timer Setting Register 1	R/W	USB Mini HOST	00000000 <sub>B</sub>
0000C8H		USB Retry Timer Setting Register 2	R/W		XXXXXX 0 0 <sub>B</sub>
0000С9н	HADR	USB Host Address Register	R/W		ХООООООВ
0000САн		USB EOF Setting Register 0	R/W		00000000B
0000СВн	HEOF	USB EOF Setting Register 1	R/W		XX 0 0 0 0 0 0 <sub>B</sub>
0000ССн		USB FRAME Setting Register 0	R/W		00000000B
0000CDH	HFRAME	USB FRAME Setting Register 1	R/W	1	XXXXX 0 0 0 <sub>B</sub>
0000CEH	HTOKEN	USB Host Token End Point Register	R/W		00000000
0000CFH		Prohibited	ł		
0000D0н	UDCC	UDC Control Register	R/W	USB function	1010000 <sub>B</sub>
0000D1н		Prohibited	ł		

# **MB90335 Series**

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000D2н	EP0C	ED0 Control Degister	R/W		Х 1 0 0 0 0 0 0в
0000D3н	EFUC	EP0 Control Register	R/W		XXXX 0 0 0 X <sub>B</sub>
0000D4н	EP1C	EP1 Control Degister	R/W		00000000
0000D5н	EPIC	EP1 Control Register	R/W	-	01100001в
0000D6н		ED2 Control Degister	R/W		0100000в
0000 <b>D7</b> н	EP2C	EP2 Control Register	R/W	-	0110000
0000D8н		ED2 Control Degister	R/W		0100000в
0000D9н	EP3C	EP3 Control Register	R/W		0110000в
0000DAн	EP4C	ED4 Control Degister	R/W		0100000в
0000DBн	EP4C	EP4 Control Register	R/W		0110000в
0000DCн			R/W		0100000в
0000DDн	EP5C	EP5 Control Register	R/W		0110000в
0000DEн	TMOD	Time Stemp Degister	R		00000000
0000DFн	TMSP	Time Stamp Register	R/W	-	00000000
0000Е0н	UDCS	UDC Status Register	R/W		00000000
0000E1н	UDCIE	Interrupt Enable Register	R/W		00000000
0000E2н	EP0IS	CDOL Status Degister	R/W		XXXXXXXXB
0000E3н	EP015	EP0I Status Register	R/W	-	1 0 XXX 1 XX <sub>в</sub>
0000E4н	EP0OS	EDOO Status Degister	R/W	-	XXXXXXXXB
0000E5н		EP00 Status Register	R/W		100XX00X <sub>B</sub>
0000E6н	EP1S	ED4 Status Desister	R	USB Function	XXXXXXXXB
0000E7н	EP15	EP1 Status Register	R/W		100000XB
0000E8н		CD2 Status Degister	R		XXXXXXXXB
0000Е9н	EP2S	EP2 Status Register	R/W		100000Xв
0000EAн	EP3S	CD2 Status Degister	R		XXXXXXXXB
0000EBн	EP35	EP3 Status Register	R/W		100000Xв
0000ECн	EP4S	EP4 Status Register	R		XXXXXXXXB
0000EDH	EF43	EF4 Status Register	R/W		100000XB
0000EEH	EP5S	EP5 Status Register	R	-	XXXXXXXXB
0000EFн	EF33	EF3 Status Register	R/W		100000XB
0000F0н	EP0DT	EP0 Data Register	R/W		XXXXXXXXB
0000F1н	EFUDI	EP0 Data Register	R/W		XXXXXXXXB
0000F2н	EP1DT	CD1 Data Degister	R/W		XXXXXXXXB
0000F3н	EPIDI	EP1 Data Register	R/W		XXXXXXXXB
0000F4н	EP2DT	ED2 Data Pagistar	R/W		XXXXXXXXB
0000F5н		EP2 Data Register	R/W		XXXXXXXXB
0000F6н	FDODT	EP2 Data Degister	R/W	-	XXXXXXXXB
0000F7н	EP3DT	EP3 Data Register	R/W		XXXXXXXXB
0000F8н		ED4 Data Pagistar	R/W		XXXXXXXXB
0000F9н	EP4DT	EP4 Data Register	R/W		XXXXXXXXB

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000FAн		EB5 Data Register	R/W	USB Function	XXXXXXXXB
0000FBн	EP5DT	EP5 Data Register	R/W		XXXXXXXXB
0000FCн to 0000FFн		Prohibited	t		
000100н to 001100н		RAM Area	a		
001FF0н		Program Address Detection Register ch0 Lower	R/W		XXXXXXXXB
001FF1н	PADR0	Program Address Detection Register ch0 Middle	R/W	Address Match Detection	XXXXXXXX
001FF2н		Program Address Detection Register ch0 Higher	R/W		XXXXXXXXB
001FF3н		Program Address Detection Register ch1 Lower	R/W		XXXXXXXXB
001FF4н	PADR1	Program Address Detection Register ch1 Middle	R/W		XXXXXXXXB
001FF5н		Program Address Detection Register ch1 Higher	R/W		XXXXXXXXB
007900н	PRLL0	PPG Reload Register Lower ch0	R/W		XXXXXXXXB
007901н	PRLH0	PPG Reload Register Higher ch0	R/W	FFGCIIO	XXXXXXXXB
007902н	PRLL1	PPG Reload Register Lower ch1	R/W	PPG ch1	XXXXXXXXB
007903н	PRLH1	PPG Reload Register Higher ch1	R/W	FFGUIT	XXXXXXXXB
007904н	PRLL2	PPG Reload Register Lower ch2	R/W	PPG ch2	XXXXXXXXB
007905н	PRLH2	PPG Reload Register Higher ch2	R/W	FFGUIZ	XXXXXXXXB
007906н	PRLL3	PPG Reload Register Lower ch3	R/W	PPG ch3	XXXXXXXXB
007907н	PRLH3	PPG Reload Register Higher ch3	R/W	FFG CIIS	XXXXXXXXB
007908н to 00790Вн		Prohibited	b		
<b>00790С</b> н	FWR0	Flash Program Control Register 0	R/W	Flash	00000000
00790Dн	FWR1	Flash Program Control Register 1	R/W	Flash	00000000
<b>00790E</b> н	SSR0	Sector Conversion Setting Register	R/W	Flash	0 0 ХХХХХ0в
00790Fн to 00791Fн		Prohibited	b		(Continued)

(Continued	<i>I</i> )				
Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXXB
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXXB
007922н	DBAPH	DMA Buffer Address Pointer Higher 8-bit	R/W		XXXXXXXXB
007923н	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924н	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXXB
007925н	DIOAH	DMA I/O Register Address Pointer Higher 8-bit	R/W		XXXXXXXXB
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927н	DDCTH	DMA Data Counter Higher 8-bit	R/W		XXXXXXXXB
007928н to 007FFFн		Prohibited		•	

- Explanation on read/write
- R/W Read and write enabled
- R Read only
- W Write only

#### • Explanation of initial values

- 0 : Initial Value is "0".
- 1 : Initial Value is "1".
- X : Initial Value is undefined.
- : Initial Value is undefined (None).

Note : No IO instruction can be used for registers located between  $007900_{H}$  to  $007FFF_{H}$ .

# ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El <sup>2</sup> OS	μDMAC	Int	terrupt	vector		pt control gister	Priori-
	support	•	Num	nber*	Address	ICR	Address	ty
Reset	×	×	#08	08н	<b>FFFFDC</b> <sub>H</sub>			High
INT 9 instruction	×	×	#09	09н	FFFFD8H			
Exceptional treatment	×	×	#10	0Ан	FFFFD4H			Ī
USB Function1	×	0, 1	#11	0Вн	FFFFD0H		0000000	
USB Function2	×	2 to 6	#12	0Сн	<b>FFFFCC</b> H	ICR00	0000В0н	
USB Function3	×	×	#13	0Dн	FFFFC8H	ICR01	0000B1н	
USB Function4	×	×	#14	0Ен	FFFFC4H	ICRUI	UUUUD IH	
USB Mini-HOST1	×	×	#15	0Fн	FFFFC0H	ICR02	0000В2н	
USB Mini-HOST2	×	×	#16	<b>10</b> н	<b>FFFFBC</b> H	ICRUZ	0000628	
I <sup>2</sup> C ch0	×	×	#17	<b>11</b> н	FFFFB8H	ICR03	0000ВЗн	
DTP/External interrupt ch0/1	0	×	#18	12н	FFFFB4H	ICRUS	000003H	
No			#19	<b>13</b> н	FFFFB0H	ICR04	0000В4н	
DTP/External interrupt ch2/3	0	×	#20	<b>14</b> н	FFFFACH	ICR04	000064н	
No			#21	<b>15</b> н	FFFFA8H	ICR05	0000В5н	
DTP/External interrupt ch4/5	0	×	#22	<b>16</b> н	FFFFA4H	ICRUS	UUUUDOH	
PWC/Reload timer ch0	$\bigtriangleup$	14	#23	<b>17</b> н	FFFFA0H	ICR06	6 0000B6н	
DTP/External interrupt ch6/7	$\bigtriangleup$	×	#24	<b>18</b> н	FFFF9CH	ICRUO		
No	—		#25	<b>19</b> н	FFFF98н	ICR07	7 0000B7н	
No	—		#26	1Ан	FFFF94H			
No	—		#27	1Bн	FFFF90H	ICR08	0000В8н	
No			#28	1Сн	FFFF8CH	ICRUO	ООООРОН	
No			#29	1Dн	FFFF88H	ICR09	0000В9н	
PPG ch0/1	×	×	#30	1Eн	FFFF84H	ICRU9	ООООРЭН	
No	—		#31	1Fн	FFFF80H	ICR10	0000ВАн	
PPG ch2/3	×	×	#32	20н	FFFF7CH		UUUUBAH	
No	—		#33	21н	FFFF78н	ICR11	0000ВВн	
No	—		#34	22н	FFFF74 <sub>H</sub>	ICKII	UUUUDDH	
No	—		#35	23н	FFFF70н	ICR12	0000ВСн	
No	—	—	#36	24н	FFFF6CH		UUUUBCH	
UART (Send completed) ch0/ch1	0	13	#37	25н	FFFF68 <sub>H</sub>	ICP12		
Extended serial I/O	×	9	#38	26н	FFFF64H	ICR13	0000BDн	
UART(Reception completed) ch0/ch1	O	12	#39	27н	FFFF60H	ICR14	0000BEн	V
Time-base timer	×	×	#40	28н	FFFF5CH	101(14	UUUUDEH	
Flash memory status	×	×	#41	29н	FFFF58н	ICR15		
Delayed interrupt output module	×	×	#42	2Ан	FFFF54H	101(13	0000BFн	Low

- © : Available. EI<sup>2</sup>OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. There is a stop demand.)
- $\odot$  : Available (The interrupt request flag is cleared by the interrupt clear signal).
- $\bigtriangleup$  : Available when any interrupt source sharing ICR is not used.
- $\times$  : Unavailable
- If the same interrupt control register (ICR) has two interrupt factors and the use of the El<sup>2</sup>OS is permitted, the El<sup>2</sup>OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El<sup>2</sup>OS is running, it is recommended that you should mask either of the interrupt requests when using the El<sup>2</sup>OS.
- The interrupt flag is cleared by the El<sup>2</sup>OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
- Note : If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the µDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to " 0 " in the appropriate resource, and take measures by software polling.

USB interrupt factor	Details
USB function 1	End Point0-IN, EndPoint 0-OUT
USB function 2	End Point 1-5
USB function 3	VOFF, VON, SUSP, SOF, BRST, WKOP, COHF
USB function 4	SPIT
USB Mini-HOST1	DIRQ, CHHIRQ, URIRQ, RWKIRQ
USB Mini-HOST2	SOFIRQ, CMPIRQ

## ■ USB INTERRUPT FACTOR CONTENTS

# PERIPHERAL RESOURCES

#### 1. I/O port

- The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90335 series model is provided with 6 ports (45 inputs). The ports function as input/output pins for peripheral functions also.
- An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.
- The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port pin name	Pin Name (Peripheral)	Peripheral Function that Shares Pin			
Port 0	P00 to P07	—				
Port 1	P10 to P17					
Port 2	P20 to P23	—				
FUILZ	P24 to P27	PPG0 to PPG3	8/16 bit PPG timer 0, 1			
	P40, P41	TIN0, TOT0	16-bit reload timer			
Port 4	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UARTO, 1			
Port 5	P50 to P54	—				
	P60, P61	INT0, INT1	External interrupt			
Port 6	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, serial IO			
	P65	INT5, PWC	External interrupt, PWC			
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I <sup>2</sup> C			

#### • Register list (port data register)

PDR0 Address : 000000⊦	7	6	5	4	3	2	1	0	Initial Value 1 xxxxxxx <sub>8</sub>	Access R/W*
Address . 000000H	P07	P06	P05	P04	P03	P02	P01	P00		r/ V
PDR1	15	14	13	12	11	10	9	8		
Address : 000001н	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXX	R/W*
PDR2	7	6	5	4	3	2	1	0	-	
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXB	R/W*
PDR4	7	6	5	4	3	2	1	0		
Address : 000004н	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXXB	R/W*
PDR5	15	14	13	12	11	10	9	8	-	
Address : 000005н	—	_	—	P54	P53	P52	P51	P50	XXXXXв	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXXB	R/W*
									-	

\* : R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:

• Input mode

Read : The level at the relevant pin is read. Write : Data is written to the output latch.

• Output mode

Read : The data register latch value is read. Write : Data is output to the relevant pin.

#### • Register list (port direction register)

DDR0 Address : 000010н	7 D07	6 D06	5 D05	4 D04	3 D03	2 D02	1 D01	0 D 00	Initial Value 00000000₀	Access R/W
DDR1 Address : 000011⊦	15 D17	14 D16	13 D15	12 D14	11 D13	10 D12	9 D11	8 D10	00000008	R/W
DDR2 Address : 000012⊦	7 D27	6 D26	5 D25	4 D24	3 D23	2 D22	1 D21	0 D20	0000000в	R/W
DDR4	7	6	5	4	3	2	1	0	1	
Address : 000014⊦ DDR5	D47 15	D46	D45	D44	D43	D42	D41	D40 8	0000000в	R/W
Address : 000015н			_	D54	D53	D52	D51	D50	00000в	R/W
DDR6		6	5	4	3	2	1	0		

• When each pin is serving as a port, the corresponding pin is controlled as follows:

0 : Input mode

1 : Output mode

This bit becomes 0 after a reset.

Note : If these registers are accessed by a read modify write instruction (such as a bit set instruction), the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to the current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

#### • Register list (Port pull-up register)

RDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000в	R/W
RDR1	15	14	13	12	11	10	9	8		
Address : 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000в	R/W

Controls the pull-up resistor in input mode.

0 : Without pull-up resistor in input mode.

1 : With Pull-up resistor in input mode.

Meaningless in output mode (without pull-up resistor) ./ The input/output register is decided by the setting of the direction register (DDR) .

No pull-up resistor is used in stop mode (SPL = 1).

• Register list (output pin register)

ODR4	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001BH	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000в	R/W


Controls open-drain output in output mode.

0 : Serves as a standard output port in output mode.


1 : Serves as an open-drain output port in output mode.

Meaningless in input mode. (output High-Z) / The input/output register is decided by the setting of the direction register (DDR) .

• Block diagram of port 0 pin and port1 pin



#### • Block diagram of port 2 pin, port 4 pin, port 5 pin and port 6 pin



#### 2. Time-base timer

- The time-base timer is an 18-bit free-running counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK).
- Four different time intervals can be selected, for each of which an interrupt request can be generated.
- Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

#### • Interval time of time-base timer

Internal count clock cycle	Interval time					
	2 <sup>12</sup> /HCLK (Approx. 0.68 ms)					
2/HCLK (0.33 μs)	2 <sup>14</sup> /HCLK (Approx. 2.7 ms)					
2/ΠΟΕΚ (0.35 μ5)	2 <sup>16</sup> /HCLK (Approx. 10.9 ms)					
	2 <sup>19</sup> /HCLK (Approx. 87.4 ms)					

Notes : • HCLK : Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

#### • Clock cycles supplied from time-base timer

Where to supply clock	Clock cycle						
	2 <sup>13</sup> /HCLK (Approx. 1.36 ms)						
Oscillation stabilization wait of main clock	2 <sup>15</sup> /HCLK (Approx. 5.46 ms)						
	2 <sup>17</sup> /HCLK (Approx. 21.84 ms)						
	2 <sup>12</sup> /HCLK (Approx. 0.68 ms)						
Watch dag timor	2 <sup>14</sup> /HCLK (Approx. 2.7 ms)						
Watch dog timer	2 <sup>16</sup> /HCLK (Approx. 10.9 ms)						
	2 <sup>19</sup> /HCLK (Approx. 87.4 ms)						

Notes : • HCLK : Oscillation clock frequency


• The parenthesized values assume an oscillator clock frequency of 6 MHz.

#### Register list

Time-base timer control register (TBTC)										
	15	14	13	12	11	10	9	8	Initial Value	
Address: 0000A9н	RESV			TBIE	TBOF	TBR	TBC1	TBC0	100100 <sub>B</sub>	
	( R/W )	(—)	(—)	( R/W )	( R/W )	(W)	( R/W )	( R/W )	-	

Note : For the conditions for clearing the time-base timer, refer to the chapter for the time-base timer in the hardware manual.

Block Diagram



Interrupt request number:#40 (28H)

#### 3. Watchdog timer

- The watchdog timer is a timer counter prepared in case programs run out of control.
- The watchdog timer is a 2-bit counter using the time-base timer as the count clock.
- When started, the watchdog timer resets the CPU if it is not cleared before the two-bit counter overflows.

#### • Interval time of watchdog timer

	HCLK: Oscillation clock (6 MHz)									
Min	Max	Clock cycle								
Approx. 2.39 ms	Approx. 3.07 ms	$2^{14}\pm2^{11}$ / HCLK								
Approx. 9.56 ms	Approx. 12.29 ms	$2^{16}\pm2^{13}$ / HCLK								
Approx. 38.23 ms	Approx. 49.15 ms	2 <sup>18</sup> ± 2 <sup>15</sup> / HCLK								
Approx. 305.83 ms	Approx. 393.22 ms	2 <sup>21</sup> ± 2 <sup>18</sup> / HCLK								

Notes : • The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.

• The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer. When the device is operating with HCLK, therefore, clearing the time-base timer lengthens the watchdog reset generation time interval.

- Event that stop the watchdog timer
  - 1 : Stop due to a Power-on reset
  - 2 : watchdog reset


#### • Clear factor of watch dog timer

- 1 : External reset input by RST pin
- 2 : Writing "0" to the software reset bit
- 3 : Writing "0" to the watchdog control bit (second and subsequent times)
- 4 : Transition to sleep mode (Clearing the watchdog timer, and suspend counting)
- 5 : Transition to time-base timer mode (Clearing the watchdog timer, and suspend counting)
- 6 : Transition to stop mode (Clearing the watchdog timer, and suspend counting)

#### Register list

Watchdog timer control re									
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000A8н	PONR		WRST	ERST	SRST	WTE	WT1	WT0	X-XXX111 <sub>B</sub>
	(R)	(—)	(R)	(R)	(R)	(W)	(W)	(W)	

#### Block Diagram




#### 4. 16 - bit Reload Timer

The 16-bit reload timer has the internal clock mode to be decrement in synchronization with three different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from  $0000_{H}$  to FFFF<sub>H</sub> as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting +1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.

#### Register list

Address : 000063н	15	14	13	12	11	10	9	8	Initial Value
	—	_	_	_	CSL1	CSL0	MOD2	MOD1	XXXX0000b
	(—)	(—)	(—)	(—)	( R/W )	( R/W )	( R/W )	( R/W )	
Fimer control status register (Lower) (TMCSR0)									
	7	6	5	4	3	2	1	0	Initial Value
Address : 000062H	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	0000000в
		(R/W)	(R/W) er	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
16-bit timer register/16 MR0/TMRLR0 (Higher)	-bit reloa	· · ·	( )	(R/W) 12	(R/W) 11	( R/W ) 10	( R/W ) 9	( R/W ) 8	Initial Value
MR0/TMRLR0 (Higher)	-bit reloa )	d regist	er	<b>、</b> ,	、 <i>,</i>	( ,	( ,	< <i>,</i>	Initial Value XXXXXXXB
MR0/TMRLR0 (Higher)	-bit reloa	d regist	er 13	12	11	10	9	8	
MR0/TMRLR0 (Higher)	-bit reloa 15 D15 ( R/W )	14 D14	er 13 D13	12 D12	11 D11	10 D10	9 D09	8 D08	XXXXXXXXB
MR0/TMRLR0 (Higher) Address : 000065н MR0/TMRLR0 (Lower)	-bit reloa 15 D15 ( R/W )	14 D14	er 13 D13	12 D12	11 D11	10 D10	9 D09	8 D08	XXXXXXXXB Initial Value
MR0/TMRLR0 (Higher) Address : 000065н	-bit reloa ) 15 [D15 ( R/W )	14 14 014 (R/W)	er 13 D13 (R/W)	12 D12 (R/W)	11 D11 (R/W)	10 D10 (R/W)	9 D09 ( R/W )	8 D08 ( R/W )	XXXXXXXXB

Block Diagram



#### 5. Multifunction timer

• The multifunction timer can be used for waveform output, input pulse width measurement, and external clock cycle measurement.

#### • Configuration of a multi-functional timer

8/16 bit PPG timer	16 bit PWC timer
8 bit $\times$ 4 ch (16 bit $\times$ 2 ch)	1 ch

• 8/16 bit PPG timer (8 bit : 4 channels, 16 bit : 2 channels)

8/16 bit PPG timer consists of a 8 bit down counter (PCNT), PPG control register (PPGC0 to PPGC3), PPG clock control register (PCS01, PCS23) and PPG reload register (PRLL0 to PRLL3, PRLH0 to PRLH3).

When used as an 8/16 bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.

• 8 bit PPG mode

Each channel operates as an independent 8 bit PPG.

• 8 bit prescaler + 8 bit PPG mode

Operates as an arbitrary-cycle 8 bit PPG with ch0 (ch2) operating as an 8 bit prescaler and ch2 (ch3) counted by the borrow output of ch0 (ch2).

• 16 bit PPG mode

Operates as a 16 bit PPG with ch0 (ch2) and ch1 (ch3) connected.


• PPG Operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. Can also be used as a D/A converter by an external circuit.


• Register list

PPG operation mode control register (PPGC1/PPGC3)										
	000047	15	14	13	12	11	10	9	8	Initial Value
Address :	000047н 000049н	PEN1	Ι	PE10	PIE1	PUF1	MD1	MD0	Reserved	0Х00001в
	0000-011	(R/W)	(—)	( R/W )	(R/W)	(R/W)	(R/W)	( R/W )	(R/W)	
(PPGC0/PPGC2)										
	000046	7	6	5	4	3	2	1	0	Initial Value
Address :	000048н 000048н	PEN0	_	PE0O	PIE0	PUF0		_	Reserved	0X000XX1в
		(R/W)	(—)	( R/W )	( R/W )	( R/W )	(—)	(—)	( R/W )	
PPG output co	ontrol registe	er (PPG	01/PPG	23)						Initial Value
	00004Сн	7	6	5	4	3	2	1	0	Initial Value 000000XX⋼
Address :	00004Сн 00004Ен	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	UUUUUAAB
		( R/W )	( R/W )							
PPG reload re (PRLH0 to PR	•									
	<b>007901</b> н	15	14	13	12	11	10	9	8	Initial Value
Address :	007903н 007905н	D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXXXB
	007907н	( R/W )	( R/W )							
(PRLL0 to PR	LL3)									
	007900н	7	6	5	4	3	2	1	0	Initial Value
Address :	007902н 007904н	D07	D06	D05	D04	D03	D02	D01	D00	XXXXXXXXB
	007906н	( R/W )	( R/W )							

#### • 8 bit PPG ch0/2 block diagram



#### • 8 bit PPG ch1/3 block diagram




# • PWC timer

The PWC timer is a 16 bit multifunction up-count timer capable of measuring the input signal pulse width.

# • Register list

		15	14	13	12	11	10	9	8	Initial Value
Address :	00005Dн	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	Reserved	000000Хв
		( R/W )	( R/W )	(R)	( R/W )	( R/W )	( R/W )	(R)	( R/W )	
	<b>.</b>	7	6	5	4	3	2	1	0	Initial Value
Address :	00005Сн	CKS1	CKS0	PIS1	PIS0	S/C	MOD2	MOD1	MOD0	0000000в
		( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
PWC data b	uffer register	(PWCR	)							
	<b>-</b>	15	14	13	12	11	10	9	8	Initial Value
Address :	00005Fн	D15	D14	D13	D12	D11	D10	D9	D8	0000000в
		( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
		7	6	5	4	3	2	1	0	Initial Value
Address :	00005Ен	D7	D6	D5	D4	D3	D2	D1	D0	0000000в
		( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
Ratio of divi	ding frequen	cy contro	ol registe	er (DIVF	R)					
		7	6	5	4	3	2	1	0	Initial Value
Address :	000060н					—	—	DIV1	DIV0	00в
		(—)	(—)	(—)	(—)	(—)	(—)	( R/W )	( R/W )	



## 6. UART

#### **Overview of UART**

- UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.
- It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only).
- An interrupt can be generated upon completion of reception, detection of a reception error, or upon completion of transmission. El<sup>2</sup>OS is supported also.

#### • UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function
Data buffer	Full-duplex double-buffered
Transmission mode	<ul><li>Clock synchronous (without start/stop bit)</li><li>Clock asynchronous (start-stop synchronous)</li></ul>
Baud rate	<ul> <li>Special-purpose baud-rate generator It is optional from eight kinds.</li> <li>Baud rate by external clock (clock of SCK0/SCK1 terminal input)</li> </ul>
Data length	<ul> <li>8 bits or 7 bits (in the asynchronous normal mode only)</li> <li>1 to 8 bits (in the synchronous mode only)</li> </ul>
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	<ul> <li>Framing error</li> <li>Overrun error</li> <li>Parity error (Not supported in operation mode 1)</li> </ul>
Interrupt request	<ul> <li>Receive interrupt (reception completed, reception error detected)</li> <li>Transmission interrupt (transmission completed)</li> <li>Both the transmission and reception support El<sup>2</sup>OS.</li> </ul>
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to n (slaves) communication (available just as master)

Note : In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

#### UART operation modes

	Operation mode	Data I	ength	Synchronization	Stop bit length
		Without parity	With parity	Synchronization	Stop bit length
0	Normal mode	7 bits c	or 8 bits	Asynchronous	1 bit or 2 bits *2
1	Multi processor mode	8 + 1 *1		Asynchronous	
2	Normal mode	8		Synchronous	No

—: Setting disabled


\*1 : + 1 is an address/data setting bit (A/D) which is used for communication control.

\*2 : Only one bit can be detected as a stop bit at reception.

## • Register list

Serial mode r	egister (SMF	R0, SMR	1)							
	000000	7	6	5	4	3	2	1	0	Initial Value
Address :	000020н 000026н	MD1	MD0	SCKL	M2L2	M2L1	M2L0	SCKE	SOE	0010000в
	00002011	(R/W)	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
Serial control	register (SC	R0, SCF	R1)							
	<b>000021</b> н	15	14	13	12	11	10	9	8	Initial Value
Address :	000021н 000027н	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	00000100в
		( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	(W)	( R/W )	( R/W )	
Serial input/o	utput register	r (SIDRO	), SIDR1	1 / SOD	R0, SOI	DR1)				
		7	6	5	4	3	2	1	0	Initial Value
Address :	000022н 000028н	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
	00002011	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Serial data re	gister (SSR0	, SSR1)	1							
	000023н	15	14	13	12	11	10	9	8	Initial Value
Address :	000023н 000029н	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE	00001000в
		(R)	(R)	(R)	(R)	(R)	( R/W )	( R/W )	( R/W )	
UART presca	ler reload reg	gister (U	TRLR0,	, UTRLF	R1)					
	000004	7	6	5	4	3	2	1	0	Initial Value
Address :	000024н 00002Ан	D7	D6	D5	D4	D3	D2	D1	D0	0000000в
	0000	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
UART presca	ler control re	gister (L	JTCR0,	UTCR1	)					
	000005	15	14	13	12	11	10	9	8	Initial Value
Address :	000025н 00002Bн	MD	SRST	CKS	Reserved		D10	D9	D8	0000-000в
		(R/W)	( R/W )	(R/W)	(R/W)	(—)	(R/W)	(R/W)	(R/W)	

# MB90335 Series



## 7. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit  $\times$  1 channel configured clock synchronization scheme. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are two serial I/O operation modes available:


- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK).
  - By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

•	1.0	Jai	Sic	 131		
		~				

Register list

Serial mode control	status	register	(SMCS	S)						
		15	14	13	12	11	10	9	8	Initial Value
Address : 0000	)59н	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	0000010 в
		( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
		7	6	5	4	3	2	1	0	Initial Value
Address : 0000	)58н					MODE	BDS	SOE	SCOE	ХХХХ0000 в
		(—)	(—)	(—)	(—)	( R/W )	( R/W )	( R/W )	( R/W )	-
Serial data register	(SDR)									
	_	7	6	5	4	3	2	1	0	Initial Value
Address : 0000	5Ан	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
	-	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
Communication pres	scaler	control r	egister	(SDCR)	)					
		15	14	13	12	11	10	9	8	Initial Value
Address : 0000	)5Вн	MD	_	_	_	DIV3	DIV2	DIV1	DIV0	0ХХХ0000в
		( R/W )	(—)	(—)	(—)	( R/W )	( R/W )	( R/W )	( R/W )	

# **MB90335 Series**




## 8. I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I<sup>2</sup>C bus and has the following features.

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- · Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection function
- Bus error detection function

#### • Register list

I <sup>2</sup> C bus status register (I	7	6	5	4	3	2	1	0	Initial Value
Address : 000070н	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	0000000в
-	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
I <sup>2</sup> C bus control register (	IBCR0)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 000071н	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	0000000в
	( R/W )	(R/W)	( R/W )	(R/W)					
I <sup>2</sup> C bus clock selection r	egister (I0	CCR0)							
<u> </u>	7	6	5	4	3	2	1	0	Initial Value
Address : 000072н	_	_	EN	CS4	CS3	CS2	CS1	CS0	XXX0XXXX <sub>B</sub>
-	( — )	( — )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	(R/W)	
I <sup>2</sup> C bus address register	(IADR0)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 000073H	—	A6	A5	A4	A3	A2	A1	A0	XXXXXXXXB
	( — )	(R/W)	( R/W )	(R/W)	( R/W )	(R/W)	( R/W )	(R/W)	
I <sup>2</sup> C bus data register (ID	AR0)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 000074 <sub>H</sub>	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
	(R/W)	( R/W )	(R/W)	(R/W)	( R/W )	( R/W )	( R/W )	( R/W )	




## 9. USB Function

The USB is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Conform to USB 2.0 Full Speed
- FULL speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
- Toggle check by data synchronization bit.
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these three commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to maximum six EndPoints (EndPoint0 is fixed to control transfer).
- Two transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for end point 0).
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).
- Capable of detection of connection and disconnection by monitoring the USB bus power line.

Register list



EP2/3/4/5 control register	(EP2C	~ EP50	C)						
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000D6H ···						PKS2~5			0100000в
0000D8н 0000DAн	(R/W)								
0000DCн									
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000D7н 0000D9н	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000в
0000D9н 0000DBн	( R/W )	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	( R/W )	-
0000DDн									
Time stamp register (TMS	SP)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000DEH	TMSP	0000000в							
	(R)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000DFH		—	—	—	—	TMSP	TMSP	TMSP	0000000в
	(—)	(—)	(—)	(—)	(—)	( R )	( R )	(R)	
UDC status register (UDC	CS)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000E0H	VOFF	VON	SUSP	SOF	BRST	WKUP	SETP	CONF	0000000в
	( R/W )								
Interrupt enable register (	UDCIE)								
A	15	14	13	12	11	10	9	8	Initial Value
Address : 0000E1H	VOFFIE	VONIE	SUSPIE			WKUPIE		L	0000000в
	( R/W )	(R)	( R/W )						
EP0I status register (EP0	IS)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000E2H		_	_	_	_	_	_	—	XXXXXXXXB
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000E3H	BFINI	DRQIIE	-	_	_	DRQI	_		10XXX1XXв
	( R/W )	(R/W)	(—)	(—)	(—)	(R/W)	(—)	()	
									(Continued)

## (Continued)

EP00 status reg	jister (EP0	OS)								
		, 7	6	5	4	3	2	1	0	Initial Value
Address : 000	0Е4н 🛄	_	SIZE	XXXXXXXXB						
		(—)	(R)							
		15	14	13	12	11	10	9	8	Initial Value
Address : 000	0Е5н		DRQOIE				DRQO	SPK	_	100XX00XB
	I	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	
		. ,	. ,	. ,	. ,	. ,	. ,	. ,	. ,	
EP1 status regis	ter (EP1S	)								
Address : 000	056	7	6	5	4	3	2	1	0	Initial Value XXXXXXXB
Address . 000		SIZE	ЛЛЛЛЛЛЛ							
		( R/W )								
		15	14	13	12	11	10	9	8	Initial Value
Address : 000	0E7н	BFINI	DRQIE	SPKIE	_	BUSY	DRQ	SPK	SIZE	100000XB
		( R/W )	( R/W )	( R/W )	(—)	(R)	( R/W )	( R/W )	( R/W )	
ED2/2/4/5 status	rogiotor (									
EP2/3/4/5 status	register (	EP23 ((	) EP33)							Initial Value
Address : 000	0E8H	7	6	5	4	3	2	1	0	XXXXXXXXB
000	0EAH		SIZE	AAAAAAAB						
	0ЕСн 0ЕЕн	(—)	( R/W )							
		15	14	13	12	11	10	9	8	Initial Value
Daardee .	0E9н	BFINI	DRQIE	SPKIE	—	BUSY	DRQ	SPK	—	100000Xв
	0ЕВн <sup>I</sup> 0EDн	( R/W )	( R/W )	( R/W )	(—)	(R)	( R/W )	( R/W )	(—)	
	0EFн									
EP0/1/2/3/4/5 da	-	r (EP0D	T to EP	5DT)						
	0F0н 0F2н									Initial Value
000	0г∠н 0F4нı	7	6	5	4	3	2	1	0	
Address : 000	0F6H	BFDT	XXXXXXXXB							
	0F8н 0FAн	( R/W )								
000										
000	0 <b>F1</b> н									1.10-1.10
000	0F3н	15	14	13	12	11	10	9	8	Initial Value
Address .	0F5н 0F7н	BFDT	XXXXXXXXB							
	0F7н I 0F9н	(R/W)								
	0FBн									

### 10. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

## Feature of USB Mini-HOST

- Automatic detection of Low Speed/Full Speed transfer
- Low Speed/Full Speed transfer support
- Automatic detection of connection and cutting device
- Reset sending function support to USB-bus
- Support of IN/OUT/SETUP/SOF token
- In-token handshake packet automatic transmission (excluding STALL)
- Handshake packet automatic detection at out-token
- Supports a maximum packet length of 256 bytes
- Error (CRC error/toggle error/time-out) various supports
- Wake-Up function support

#### Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		0	×
	Bulk transfer	0	0
Transfer	Control transfer	0	0
Tansier	Interrupt transfer	0	0
	ISO transfer	0	×
Transfer and	Low Speed	0	0
Transfer speed	Full Speed	0	0
PRE packet support		0	×
SOF packet support		0	0
	CRC error	0	0
	Toggle error	0	0
Error	Time-out	0	0
	Maximum packet < receive data	0	0
Detection of connection a	and cutting of device	0	0
Transfer speed detection		0	0

○ : Supported

 $\times$  : Not supported

## • Register list

USB HOST control regis	ter 0 (HCO	NT0)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000C0H	RWKIRE	URIRE	CMPIRE	CNNIRE	DIRE	SOFIRE	URST	HOST	0000000в
	( R/W )								
USB HOST control regis	ter 1 (HCO	NT1)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C1н	Reserved	Reserved	Reserved	Reserved	Reserved	SOFSTEP	CANCEL	RETRY	0000001в
	( R/W )								
USB HOST interruption	register (HI	RQ)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000C2H	TCAN	Reserved	RWKIRQ	URIRQ	CMPIRQ	CNNIRQ	DIRQ	SOFIRQ	0000000в
	( R/W )								
USB HOST error status	register (HE	ERR)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C3н	LSTSOF	RERR	TOUT	CRC	TGERR	STUFF	HS	HS	00000011в
	( R/W )								
USB HOST state status	register (HS	STATE)							
		6	5	4	3	2	1	0	Initial Value
Address : 0000C4н		_	ALIVE	CLKSEL	SOFBUSY	SUSP	TMODE	CSTAT	ХХ010010в
	(—)	(—)	( R/W )	( R/W )	( R/W )	( R/W )	(R)	(R)	
USB SOF interruption FF	RAME com	parison	register	· (HFCC	MP)				
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C5н	FRAME COMP	0000000в							
	( R/W )								
USB retry timer setting re	egister 0/1/	2 (HRT	MER)						
		6	5	4	3	2	1	0	Initial Value
Address : 0000C6н	RTIMER0	0000000в							
	( R/W )								
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C7н				RTIMER1				L L	0000000в
	( R/W )								
Address : 0000C8⊦	7	6	5	4	3	2			Initial Value XXXXXX00 <sub>₿</sub>
AUUIESS . 000000H						<u> </u>			AAAAAUUB
	(—)	(—)	(—)	(—)	(—)	(—)	(K/VV)	( R/W )	
									(Continued)

(Continued)

# MB90335 Series

(Continued)

$(-) (RW$ JSB EOF setting register 0/1 (HEOF) Address : 0000CAH $ \begin{array}{c}  & \frac{7}{6} \\ \hline EOF0 \\ \hline \hline EOF0 \\ \hline \hline EOF0 \\ \hline \hline EOF0 \\ \hline \hline \hline OF0 \\ \hline \hline \hline \hline OT0 \\ \hline \hline \hline DOT0 \\ \hline DO$							
(-) (R/W JSB EOF setting register 0/1 (HEOF) Address : 0000CAH $(-) (R/W)$ Address : 0000CBH $(-) (R/W) (R/W)$ Address : 0000CBH $(-) (-)$ JSB FRAME setting register (HFRAME) Address : 0000CCH $(-) (R/W) (R/W)$ Address : 0000CCH $(-) (R/W) (R/W)$ Address : 0000CDH $(-) (-) (R/W)$ JSB token end point register (HTOKEN) Address : 0000CEH $(-) (R/W) (R/W)$	13	12	11	10	9	8	Initial Value
JSB EOF setting register 0/1 (HEOF) Address : 0000CAH $\begin{array}{c c} & 7 & 6 \\ \hline EOF0 & EOFO \\ \hline (R/W) & (R/W \end{array}$ Address : 0000CBH $\begin{array}{c c} & 15 & 14 \\ \hline - & - \\ \hline (-) & (-) \end{array}$ JSB FRAME setting register (HFRAME) Address : 0000CCH $\begin{array}{c c} & 7 & 6 \\ \hline FRAME0 FRAME \\ \hline (R/W) & (R/W \end{array}$ Address : 0000CDH $\begin{array}{c c} & 15 & 14 \\ \hline - & - \\ \hline (-) & (-) \end{array}$ JSB token end point register (HTOKEN) Address : 0000CEH $\begin{array}{c c} & 7 & 6 \\ \hline TGGL & TKNET \end{array}$	SSADDRES	SADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	Х000000в
Address : 0000CAH $ \begin{array}{c} \hline 7 & 6\\ \hline EOF0 & EOF0\\ \hline (R/W) & (R/W \end{array} $ Address : 0000CBH $ \begin{array}{c} 15 & 14\\ \hline - & -\\ \hline (-) & (-) \end{array} $ JSB FRAME setting register (HFRAME) Address : 0000CCH $ \begin{array}{c} \hline 7 & 6\\ \hline FRAME0 FRAME\\ \hline (R/W) & (R/W \end{array} $ Address : 0000CDH $ \begin{array}{c} 15 & 14\\ \hline - & -\\ \hline (R/W) & (R/W \end{array} $ Address : 0000CDH $ \begin{array}{c} 15 & 14\\ \hline (R/W) & (R/W \end{array} $ JSB token end point register (HTOKEN) Address : 0000CEH $ \begin{array}{c} \hline 7 & 6\\ \hline TGGL & TKNET \end{array} $	) (R/W)	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
$(R/W) (R/W)$ $Address : 0000CB_{H} \qquad \boxed{15  14} \\ \boxed{-}  [-] \\ (-)  (-) \qquad ($							
$(R/W) (R/W)$ $Address : 0000CB_{H} \qquad \boxed{15  14} \\ \boxed{-}  [-] \\ (-)  (-) \qquad ($	5	4	3	2	1	0	Initial Value
$(R/W) (R/W)$ $Address : 0000CB_{H} \qquad \begin{array}{c} 15 & 14 \\ \hline - & - \\ (-) & (-) \end{array}$ $JSB FRAME setting register (HFRAME)$ $Address : 0000CC_{H} \qquad \begin{array}{c} 7 & 6 \\ \hline FRAME0 FRAME \\ (R/W) & (R/W) \end{array}$ $Address : 0000CD_{H} \qquad \begin{array}{c} 15 & 14 \\ \hline - & - \\ (-) & (-) \end{array}$ $JSB token end point register (HTOKEN)$ $Address : 0000CE_{H} \qquad \begin{array}{c} 7 & 6 \\ \hline TGGL & TKNET \end{array}$	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	0000000в
Address : 0000CBH		( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
Address : 0000CBH	10	40		40	0	0	
$\begin{array}{c} & & \\ \hline & \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	13 EOF1	12 EOF1	11 EOF1	10 EOF1	9 EOF1	8 EOF1	Initial Value XX000000B
USB FRAME setting register (HFRAME) Address : 0000CCH $\frac{7}{\text{FRAME0} \text{FRAME}}$ Address : 0000CDH $\frac{15}{(R/W)}$ (R/W Address : 0000CDH $\frac{15}{(-)}$ USB token end point register (HTOKEN) Address : 0000CEH $\frac{7}{(-)}$ $\frac{7}{(-)}$ Address : 0000CEH $\frac{7}{(-)}$			(R/W)	-	(R/W)	(R/W)	
Address : 0000CCH Address : 0000CCH Address : 0000CDH $\begin{array}{r} 7 & 6 \\ \hline FRAME0 FRAME} \\ (R/W) & (R/W \\ \hline (R/W \\ \hline (R/W) & (R/W \\ \hline (R/W \\ \hline $	()	( ,	()	()	()	(,	
Address : 0000CD <sub>H</sub> $ \begin{array}{c c} 15 & 14\\ \hline - & -\\ (-) & (-) \end{array} $ USB token end point register (HTOKEN) Address : 0000CE <sub>H</sub> $ \begin{array}{c c} 7 & 6\\ \hline TGGL & TKNET \end{array} $							
Address : 0000CD <sub>H</sub> $ \begin{array}{c c} 15 & 14 \\ \hline - & - \\ (-) & (-) \end{array} $ USB token end point register (HTOKEN) Address : 0000CE <sub>H</sub> $ \begin{array}{c c} 7 & 6 \\ \hline TGGL & TKNEH \end{array} $	5	4	3	2	1	0	Initial Value
Address : 0000CD <sub>H</sub> $ \begin{array}{c c} 15 & 14\\ \hline - & -\\ (-) & (-) \end{array} $ USB token end point register (HTOKEN) Address : 0000CE <sub>H</sub> $ \begin{array}{c c} 7 & 6\\ \hline TGGL & TKNET \end{array} $	E0 FRAME	FRAMEO	FRAMEO	FRAME0	FRAME0	FRAME0	0000000в
Address : 0000CDH () () JSB token end point register (HTOKEN) Address : 0000CEH TGGLKNEI	) (R/W)	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
$     \begin{array}{c}                                     $	13	12	11	10	9	8	Initial Value
JSB token end point register (HTOKEN) Address : 0000CEH	_		_	FRAME1	FRAME1	FRAME1	XXXXX000b
Address : 0000CEH	(—)	(—)	(—)	(R/W)	( R/W )	(R/W)	
	)						
	5	4	3	2	1	0	Initial Value
( R/W ) ( R/W	N TKNEN	TKNEN	ENDPT	ENDPT	ENDPT	ENDPT	0000000в
	) (R/W)	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	

## 11. DTP/external interrupt circuit

#### Feature of DTP/external interrupt circuit

DTP (Data Transfer Peripheral)/external interrupt circuit detects the interrupt request input from the external interrupt input terminal INT7 to INT0, and outputs the interrupt request.

#### • DTP/external interrupt circuit function

The DTP/external interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).


If CPU accept the interrupt request, and if the extended intelligent I/O service (EI<sup>2</sup>OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by EI<sup>2</sup>OS. And if EI<sup>2</sup>OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by EI<sup>2</sup>OS.

#### • Feature of DTP/external interrupt circuit

	External interrupt	DTP function				
Input pin	8 channels (P60/INT0, P61/INT1, P62 P65/INT5/PWC, P66/INT6/SCL0, P67/	/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, /INT7/SDA0)				
Interrupt source	The detection level or the type of the e request level setting register (ELVR)	edge for each terminals can be set in the				
	Input of "H" level/ "L" level/rising edge/falling edge.					
Interrupt number	#18 (12н) , #20 (14н) , #22 (16н) , #24	(18н)				
Interrupt control	Enabling/Prohibit the interrupt request register (ENIR)	output using the DTP/interrupt enable				
Interrupt flag	Holding the interrupt source using the	DTP/interrupt cause register (EIRR)				
Process setting	Prohibit EI <sup>2</sup> OS (ICR: ISE="0")	Enable EI <sup>2</sup> OS (ICR: ISE="1")				
Process	Branched to the interrupt handling routine	After an automatic data transfer by EI <sup>2</sup> OS, Branched to the interrupt handling routine				

#### Register list

Interrupt/DTP enable regis	ster (EN	IR)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 00003CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Interrupt/DTP source regis	ster (EIF	RR)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 00003DH	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Request level setting regis	ster (EL\	/R)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 00003EH	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	_
	15	14	13	12	11	10	9	8	Initial Value
Address : 00003Fн	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	



## 12. Interrupt controller


The interrupt control register is located inside the interrupt controller, it exists for every I/O having an interrupt function. This register has the following functions.

• Setting of the interrupt levels of relevant peripheral

#### • Register list

Interrupt control register Address : ICR01 : 0000В1н ICR03 : 0000В3н ICR05 : 0000В5н ICR07 : 0000В7н ICR07 : 0000В7н ICR09 : 0000В9н									
ICR11 : 0000BB⊦ ICR13 : 0000BD⊦	15	14	13	12	11	10	9	8	_ ICR01, 03,
ICR15 : 0000BDн	ICS3	ICS2	ICS1	ICS0	ISE	IL2	IL1	ILO	05, 07, 09,
Read/Write $\rightarrow$ Initial Value $\rightarrow$	(W) (0)	(W) (0)	(W) (0)	(W) (0)	(R/W) (0)	(R/W) (1)	(R/W) (1)	(R/W) (1)	<sup>-</sup> 11, 13, 15
ICR00 : 0000В0н Address : ICR02 : 0000В2н ICR04 : 0000В4н ICR06 : 0000В6н ICR08 : 0000В8н	7	6	5	4	3	2	1	0	ICR00, 02,
ICR10 : 0000ВАн ICR12 : 0000ВСн	ICS3	ICS2	ICS1	ICS0	ISE	IL2	IL1	ILO	04, 06, 08,
ICR12 : 0000BEH ICR14 : 0000BEH Read/Write $\rightarrow$ Initial Value $\rightarrow$	(W) (0)	(W) (0)	(W) (0)	(W) (0)	(R/W) (0)	(R/W) (1)	(R/W) (1)	(R/W) (1)	<sup>-</sup> 10, 12, 14

Note : Do not access interrupt control registers using any read modify write instruction because it causes a malfunction.



## 13. μDMAC

 $\mu$ DMAC is simple DMA with the function equal with EI<sup>2</sup>OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA startup
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register and descriptor
- A STOP request is available for stopping DMA transfer from the resource
- Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

#### • Register list

MA enable register highe	15	14	13	12	11	10	9	8	Initial Value
Address : 0000ADH	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	0000000в
	(R/W)	(R/W)	( R/W )	(R/W)	( R/W )	( R/W )	( R/W )	( R/W )	
OMA enable register lower	(DERL	)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000ACH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	( R/W )	(R/W)	( R/W )	(R/W)	( R/W )	( R/W )	( R/W )	( R/W )	
MA stop status register (I	DSSR)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000A4H	STP7 STP15	STP6 STP14	STP5 STP13	STP4 STP12	STP3 STP11	STP2 STP10	STP1 STP9	STP0 STP8	0000000в
	( R/W )	( R/W )	( R/W )	*					
DMA status register higher	(DSR⊢	I)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 00009DH	DTE15	DTE14	DTE13	DTE12	DTE11	DTE10	DTE9	DTE8	0000000в
	( R/W )	( R/W )	( R/W )						
DMA status register lower	(DSRL)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 00009CH	DTE7	DTE6	DTE5	DTE4	DTE3	DTE2	DTE1	DTE0	0000000в
	(R/W)	( R/W )	( R/W )	(R/W)					
DMA descriptor channel sp	pecificat	ion regi	ster (DC	SR)					
	7	6	5	4	3	2	1	0	Initial Value
Address : 00009BH	STP	Reserved	Reserved	Reserved	DCSR3	DCSR2	DCSR1	DCSR0	0000000в
	( R/W )	( R/W )	(R/W)	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
: The DSSR is lower wh The DSSR is upper wh									

## (Continued)


	7	6	5	4	3	2	1	0	Initial Value
Address : 007920н	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	XXXXXXXXB
	( R/W )	( R/W )	(R/W)	( R/W )	( R/W )	(R/W)	(R/W)	( R/W )	
OMA buffer address point	er middle	e 8 bit ([	DBAPM	)					
	15	14	13	12	11	10	9	8	Initial Value
Address : 007921н	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	XXXXXXXXB
	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
DMA Buffer address point	er highe	r 8 bit ([	)BAPH)						
Address . 007000	7	6	5	4	3	2	1	0	Initial Value
Address : 007922H	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	XXXXXXXXB
	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
DMA control register (DM	ACS)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 007923н	RDY2	RDY1	BYTEL	IF	BW	BF	DIR	SE	XXXXXXXXB
	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
DMA I/O register address	pointer l	ower 8	bit (DIO	AL)					
	7	6	5	4	3	2	1	0	Initial Value
Address : 007924 <sub>H</sub>	A07	A06	A05	A04	A03	A02	A01	A00	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	( R/W )	(R/W)	(R/W)	(R/W)	(R/W)	
DMA I/O register address	pointer l	nigher 8	bit (DIC	DAH)					
A	15	14	13	12	11	10	9	8	Initial Value
Address : 007925н	A15	A14	A13	A12	A11	A10	A09	A08	XXXXXXXXB
	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
DMA data counter lower 8	bit (DD	CTL)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 007926н	B07	B06	B05	B04	B03	B02	B01	B00	XXXXXXXXB
	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
DMA data counter higher	8 bit (DD	OCTH)							
Address : 007927н	15	14	13	12	11	10	9	8	Initial Value XXXXXXXB
Audress . 0079278	B15	B14	B13	B12	B11	B10	B09	B08	~~~~~
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

### 14. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

Two address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.

#### Register list



٦

# 15. Delay interrupt generator module

• The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

## • Function of delay interrupt generator module

	Function and control
Interrupt source	<ul> <li>Setting the R0 bit in the delayed interrupt request generate/cancel register to 1 (DIRR: R0 = 1) generates a interrupt request.</li> <li>Setting the R0 bit in the delayed interrupt request generate/cancel register to 0 (DIRR: R0 = 0) cancels the interrupt request.</li> </ul>
Interrupt control	No setting of permission register is provided.
Interrupt flag	• Set in bit R0 of the delayed interrupt request generation/clear register (DIRR : R0)
EI <sup>2</sup> OS support	• Not ready for expanded intelligent I/O service (EI <sup>2</sup> OS).


Delayed Interrupt sc	urce/release reg	R0 ister (DIRR)	S Interrupt request R Latch	 request signal

## 16. ROM mirroring function selection module

• The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

#### • ROM mirroring function selection module

	Description
Mirror setting address	FFFFFF to FF8000 $\mu$ in the FF bank can be read through 00FFFF $\mu$ to 008000 $\mu$ in the 00 bank.
Interrupt source	• None
EI <sup>2</sup> OS support	<ul> <li>Not ready for extended intelligent I/O service (EI<sup>2</sup>OS).</li> </ul>



# 17. Low power consumption (standby) mode

• The F<sup>2</sup>MC-16LX can be set to save power consumption by selecting and setting the low power consumption mode.

#### • CPU operation mode and functional description

CPU operating clock	Operation mode	Description
	Normally run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
PLL clock	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
F LL CIOCK	Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
	normally run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
Main clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
Main Clock	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
CPU intermittent operation mode	Normally run	The halved or PLL-multiplied oscillator clock (HCLK) frequency is used for operation while being decimated in a certain period.

#### • Register list

Lowe power consumptio	n mode	control	register	(LPMC	R)				
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000A0H	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	00011000в
	(W)	(W)	(R/W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	

## 18. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation as PLL clock.

## Register list

	15	14	13	12	11	10	9	8	Initial Value
Address: 0000A1H	SCM	МСМ	WS1	WS0	SCS	MCS	CS1	CS0	1111100в
	(R)	(R)	( R/W )	( R/W )	(R/W)	(R/W)	(R/W)	( R/W )	

## 19. 512 Kbits flash memory

The description that follows applies to the flash memory built in the MB90F334; it is not applicable to evaluation ROM or masked ROM.

The method of data write/erase to flash memory is following three types.

- Parallel writer
- Serial dedicated writer
- Write/erase by executing program
- Description of 512 Kbits flash memory

512 Kbits flash memory is located in FF<sub>H</sub> bank in the CPU memory map. Function of flash memory interface circuit enables read and program access from CPU.

Write/erase to flash interface is executed by instruction from CPU via flash memory interface, so rewrite of program and data is carried on in the mounting state effectively.

Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash memory by dual operation. The different banks (the upper and lower banks) can be used to execute an erase/ program and a read concurrently.

Also, erase/write and read in the defferent bank (Upper Bank/Lower Bank) is executed simultaneously.

- Features of 512 Kbits flash memory
  - Sector configuration : 64 Kwords  $\times$  8 bits/32 words  $\times$  16 bits (4K  $\times$  4 + 16K  $\times$  2 + 4K  $\times$  4)
  - Simultaneous execution of erase/write and read by 2-bank configuration
  - Automatic program algorithm (Embeded Algorithm<sup>™</sup>)
  - Built-in deletion pause/deletion resume function
  - Detection of programming/erasure completion using data polling and the toggle bit
  - At least 10,000 times guaranteed
  - Minimum flash read cycle time : 2 machine cycles
  - \* : Embedded Algorithm<sup>™</sup> is a trade mark of Advanced Micro Devices Inc.

Note : The read function of manufacture code and device coad is not including. Also, these code is not accessed by the command.

- Flash write/erase
- Flash memory can not execute write/erase and read by the same bank simultaneously.
- Data can be programmed/deleted into and erased from flash memory by executing either the program residing in the flash memory or the one copied to RAM from the flash memory.

## • Sector configuration of flash memoly

Flash Memory	CPU address Writer address *				
$CAO(4   k _{1}, t_{2})$	FF0000н				
SA0 (4 Kbyte)	FF0FFFH	70FFFн			
$C \wedge 1 (1   k   h   t = )$	FF1000н	¦ 71000н	¥		
SA1 (4 Kbyte)	FF1FFFH	, 71FFFн	Bar		
$CAO(4   k + t_{a})$	FF2000н	72000н	-ower Bank		
SA2 (4 Kbyte)	FF2FFFH	72FFFн	ΓO		
CA2 (4   l h) ta)	FF3000н	73000н			
SA3 (4 Kbyte)	FF3FFFH	73FFFн			
SA4 (16 Kbyte)	FF4000н	74000н			
SA4 (10 Kbyle)	FF7FFFH				
SA5 (16 Kbyte)	FF8000н	<b>78000н</b>			
SAS (10 KDyle)	FFBFFFH	78FFFн			
CAC(4   l h) dc)	FFC000н	7С000н	¥		
SA6 (4 Kbyte)	FFCFFFH	, 7CFFFн	Upper Bank		
SA7 (4 Kbyte)	FFD000H	- 7D000н	oper		
	FFDFFFH	2 7DFFFн	٦ ٦		
SA8 (4 Kbyte)	FFE000H	7Е000н			
SAO (4 KDyle)	FFEFFFH	7EFFFн			
CAO(4kb)	FFF000H	¦ 7F000н			
SA9 (4Kbyte)	FFFFFF	_			


\* : Flash memory writer address indicates the address equivalent to the CPU address when data is written to the flash memory using a parallel writer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

Register list

Flash memory control register (FMCS)									
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000AEH	INTE	RDYINT	WE	RDY	Reserved	LPM1	Reserved	LPM0	000X0000B
	( R/W )	( R/W )	( R/W )	(R)	(W)	( R/W )	(W)	( R/W )	
Flash memory program	control	register	(FWR0)						
	7	6	5	4	3	2	1	0	Initial Value
Address : 00790CH	SA7E	SA6E	SA5E	SA4E	SA3E	SA2E	SA1E	SA0E	0000000в
	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	( R/W )	
Flash memory program	control	register ( 14	(FWR1) 13	12	11	10	9	0	Initial Value
Address : 00790DH	- 15	14		12			SA9E	SA8E	0000000в
	(R/W)	( R/W )	(R/W)	(R/W)	( R/W )	(R/W)	( R/W )	( R/W )	
Sector conversion settin	g regist	er (SSR	0)						
	7	6	5	4	3	2	1	0	Initial Value
Address : 00790EH	_	_	_	_	_		_	SEN0	00XXXXX0 <sub>B</sub>
	(R/W)	(R/W)	(—)	(—)	(—)	(—)	(—)	( R/W )	
* When writing to SSR0 register, write "0" except for SEN0.									

• Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corp. is used for Fujitsu standard serial onboard writing.




Note : Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the flash microcontroller programmer (AF220, AF210, AF120 and AF110), general-purpose common cable for connection (AZ210) and connectors.

#### • Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description					
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting $MD2 = 1$ , $MD1 = 1$ and $MD0 = 0$ .					
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.					
P60, P61	Write program start pins	Input a Low level to P60 and a High level to P61.					
RST	Reset input pin	—					
SIN0	Serial data input pin	UART0 is used as CLK synchronous mode.					
SOT0	Serial data output pin	In write mode, the pins used for the UART0 CLK synchronous mode are					
SCK0	Serial clock input pin	SIN0, SOT0, and SCK0.					
Vcc	Power source input pin	When supplying the write voltage (MB90F337 : 3.3 V±0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.					
Vss	GND Pin	Share GND with the flash microcontroller programmer.					

The control circuit shown in the diagram is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the /TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F337 serial clock frequency that can be input is determined by the following expression • Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Imputable serial clock frequency =  $0.125 \times \text{oscillation clock frequency}$ .

Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the microcontroller	Maximum serial clock frequency that can be set with the AF220/AF210/ AF120/AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

• System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corp.)

Pa	art number	Function					
	AF220/AC4P	Model with internal Ethernet interface	/100 V to 220 V power adapter				
Unit	AF210/AC4P	Standard model	/100 V to 220 V power adapter				
Unit	AF120/AC4P	Single key internal Ethernet interface mode	/100 V to 220 V power adapter				
	AF110/AC4P	Single key model	/100 V to 220 V power adapter				
AZ221	1	PC/AT RS232C cable for writer					
AZ210	0	Standard target probe (a) length : 1 m					
FF201	1	Control module for Fujitsu F <sup>2</sup> MC-16LX flash micro	controller control module				
AZ290	0	Remote controller					
/P2		2 MB PC Card (option) FLASH memory capacity to respond to 128 KB					
/P4		4 MB PC Card (option) FLASH memory capacity to respond to 512 KB					

Contact to : Yokogawa Digital Computer Corp. TEL : (81)-42-333-6224

Note : The AF200 flash micon programmer is a retired product, but it can be supported using control module FF201.

# ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

(Vcc = 3.3 V, Vss = 0.0 V)

Parameter	Symbol	Rat	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 4.0	V	
		Vss - 0.3	Vss + 4.0	V	*1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	Nch0.D (Withstand voltage I/O of 5 V)
		- 0.5	Vss + 4.5	V	USB I/O
	Vo	Vss - 0.3	Vss + 4.0	V	*1
Output voltage	VO	- 0.5	Vss + 4.5	V	USB I/O
L level maximum output			10	mA	Other than USB I/O*2
current			43	mA	USB I/O*2
L level average output cur- rent	Iolav		3	mA	*3
L level maximum total out- put current	ΣΙοι		60	mA	
L level average total output current	ΣΙοιαν		30	mA	*4
H level maximum output	Іон1		- 10	mA	Other than USB I/O*2
current	Юн2	_	- 43	mA	USB I/O*2
H level average output cur- rent	Іонач		- 3	mA	*3
H level maximum total out- put current	ΣІон		- 60	mA	
H level average total output current	ΣΙοήαν		- 30	mA	*4
Power consumption	Pd		351	mW	Target value
Operating temperature	TA	- 40	+ 85	°C	
Storogo tomporaturo	Tota	- 55	+ 150	°C	
Storage temperature	Tstg	- 55	+ 125	°C	USB I/O

\*1: VI and Vo must not exceed Vcc + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.

\*2: A peak value of an applicable one pin is specified as a maximum output current.

- \*3 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.
- \*4 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Faiailletei	Symbol	Min	Max	Unit	Remarks
		3.0	3.6	V	At normal operation (At USB is used)
Power supply voltage	Vcc	2.7	3.6	V	At normal operation (At USB is unused)
		1.8	3.6	V	Hold state of stop operation
	Vін	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input H level voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
input ri level voltage	VIHM	Vcc - 0.3	Vcc + 0.3	V	MD input pin
	VIHUSB	2.0	Vcc + 0.3	V	USB input pin
	Vil	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input L level voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
input Lievel voltage	Vilm	Vss - 0.3	Vss + 0.3	V	MD input pin
	VILUSB	Vss	0.8	V	USB input pin
Differential input sensitivity	Vdi	0.2	_	V	USB input pin
Differential common mode input voltage range	Vсм	0.8	2.5	V	USB input pin
Series resistance	Rs	25	30	Ω	Recommended value = 27 $\Omega$ at using USB
Operating	TA	- 40	+ 85	°C	At USB is unused
temperature	IA	0	+ 70	°C	At USB is used

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# 3. DC Characteristics

(T<sub>A</sub> = -40 °C to +85 °C, Vcc = 3.3 V  $\pm$  0.3 V, Vss = 0.0 V)


Doromotor	Sym-	Pin name Conditions			Value	Unit	Domorko				
Parameter	bol	Pin name	Min	Тур	Max	Unit	Remarks				
Output H level	Vон	Output pin of other than P60 to P67, HVP, HVM, DVP, DVM	Іон = -4.0 mA	Vcc - 0.5		Vcc	V				
voltage		HVP, HVM, DVP, DVM	$RL = 15 \text{ k}\Omega \pm 5\%$	2.8	_	3.6	V				
Output L level	Vol	Output pin of other than HVP, HVM, DVP, DVM	IoL = 4.0 mA	Vss		Vss + 0.4	V				
voltage		HVP, HVM, DVP, DVM	$RL = 1.5 \text{ k}\Omega \pm 5\%$	0		0.3	V				
Input leak current	Iı∟	Output pin of other than P60 to P67, HVP, HVM, DVP, DVM	Vcc = 3.3 V, Vss < Vı < Vcc	- 10	_	10	μΑ				
		HVP, HVM, DVP, DVM		Vcc - 0.5 2.8 Vss 0 - 10 - 5 25  , , , , , ,	_	5	μΑ				
Pull-up resistor	Rpull	P00 to P07, P10 to P17	Vcc = 3.3 V, Ta = + 25 °C	25	50	100	kΩ				
Open drain output current		P60 to P67	_		0.1	10	μΑ				
Power supply			V <sub>cc</sub> = 3.3 V, Internal frequency 24 MHz, At normal operating		TBD		mA	At USB operating Max 90 mA (Target)			
	lcc		V <sub>cc</sub> = 3.3 V, Internal frequency 24 MHz, At normal operating		70		mA	At non- operating USB (USTP = 0)			
			Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating		TBD		mA	At non- operating USB (USTP = 1)			
	Iccs	Vcc	Vcc = 3.3 V, Internal frequency 24 MHz, At sleep mode		27		mA				
	Істѕ	1				Vcc = 3.3 V, Internal frequency 24 MHz, At timer mode		3.5		mA	
			Vcc = 3.3 V, Internal frequency 3 MHz, At timer mode		1		mA				
	Іссн		Ta = +25 °C, At Stop mode		1		μA				
Input capacitance	CIN	Other than Vcc and Vss			5	15	pF				
Pull-up resistor	Rup	RST	_	25	50	100	kΩ				

Note : P60 to P67 are N-ch open-drain pins usually used as CMOS.


# 4. AC Characteristics

# (1) Clock input timing


			(	TA – – <del>4</del> 0	0 10 +05	<b>U</b> , <b>V</b> U	$c = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V})$	
Parameter	Sym-	Pin name		Value		Unit	Remarks	
Falameter	bol		Min	Тур	Max	Onit	itemaiks	
Clock frequency	fсн	X0, X1		6		MHz	External crystal oscillation	
Clock frequency	ICH		6	_	24	MHz	External clock input	
Clock cycle time	<b>t</b> HCYL	X0, X1	_	166.7		ns	External crystal oscillation	
			166.7	_	41.7	ns	External clock input	
Input clock pulse width	Р <sub>wн</sub> Рw∟	X0	10		_	ns	A reference duty ratio is 30% to 70%.	
Input clock rise time and fall time	tcr tcf	X0			5	ns	At external clock	
Internal operating clock frequency	fср		3		24	MHz	At main clock is used	
Internal operating clock cycle time	<b>t</b> CP		42		333	ns	At main clock is used	



## (T\_A = -40 °C to +85 °C, V\_{CC} = 3.3 V $\pm$ 0.3 V, V\_{SS} = 0.0 V)








(2) Reset

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	Sym-	Pin	Condi-	li- Value			Remarks
Farameter	bol	name	tions	Min	Max	Unit	Remarks
Reset input time	trstl	RST		500		ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode
				Oscillation time of oscillator* + 500 ns		μs	At stop mode

\* : Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.



# MB90335 Series

#### (3) Power-on reset


 $(T_A = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C, \ V_{CC} = 3.3 \ V \pm 0.3 \ V, \ V_{SS} = 0.0 \ V)$ 

Parameter	Symbol	Pin name	Condi-	Va	lue	Unit	Remarks
Falameter	Symbol		tions	Min	Max	Unit	
Power supply rising time	tR	Vcc			30	ms	
Power supply shutdown time	toff	Vcc	—	1		ms	For repeated operation

Notes : • Vcc must be lower than 0.2 V before the power supply is turned on.

• The above standard is a value for performing a power - on reset.

• In the device, there are internal registers which is initialized only by a power-on reset. When the initial ization of these items is expected, turn on the power supply according to the standards.



#### (4) UART0, UART1 I/O extended serial timing


(T\_A = -40 °C to +85 °C, Vcc = 3.3 V  $\pm$  0.3 V, Vss = 0.0 V)

Parameter	Sym-	Pin name	Conditions	Value		Unit	Remarks
Falameter	bol		Conditions	Min	Мах	Unit	Nellia NS
Serial clock cycle time	<b>t</b> scyc	SCKx		8 tcp		ns	
SCK $\downarrow \rightarrow$ SOT delay time	<b>t</b> slov	SCKx SOTx	Internal shiftc lock	- 80	80	ns	
Valid SIN $ ightarrow$ SCK $\uparrow$	<b>t</b> ivsh	SCKx SINx	Mode output pin is $C_L = 80 \text{ pF} + 1 \text{ TTL}$	100		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shix	SCKx SINx		60	_	ns	
Serial clock H pulse width	<b>t</b> shsl	SCKx, SINx		<b>4 t</b> CP	_	ns	
Serial clock L pulse width	<b>t</b> s∟sн	SCKx, SINx		<b>4 t</b> CP		ns	
SCK $\downarrow \rightarrow$ SOT delay time	<b>t</b> slov	SCKx SOTx	External shift clock Mode output pin is		150	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	<b>t</b> ivsh	SCKx SINx	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
SCK <sup>↑</sup> → valid SIN hold time	<b>t</b> shix	SCKx SINx		60		ns	

Notes : • AC rating in CLK synchronous mode.

• CL is a load capacitance value on pins for testing.


• tcp is the machine cycle period (unit : ns) .



# **MB90335 Series**


## (5) I<sup>2</sup>C timing

(o) i o tilling			(Vcc = 3.3 V $\pm$ 0.3 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)					
Parameter	Sym-	Pin	Condi-	Va	lue	Unit	Remarks	
Farameter	bol	name	tions	Min	Max	Unit	iveniai ks	
SCL clock frequency	fsc∟			0	100	kHz		
Bus-free time between stop and start conditions	<b>t</b> BUS	_		4.7		μs		
Hold time (resend) start	<b>t</b> hdsta	—		4.0	_	μs	The first clock pulse is generated immediately after the period.	
SCL clock "L" status hold time	<b>t</b> LOW			4.7	_	μs		
SCL clock "H" status hold time	tніgн			4.0		μs		
Resend start condition setup time	<b>t</b> susta	_		4.7	_	μs		
Data hold time	<b>t</b> hddat			0		μs		
Data set-up time	<b>t</b> sudat			40		ns		
SDA and SCL signal rise time	<b>t</b> R				1000	ns		
SDA and SCL signal fall time	t⊧				300	ns		
Stop condition setup time	<b>t</b> susto			4.0		μs		



#### (6) Timer Input Timing


$(T_{A} = -40 \text{ °C to } +85 \text{ °C}, \text{ V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V})$								
Parameter	Symbol	Din namo	Condi-	Value		Unit	Remarks	
Falameter	Symbol Pin name		tions	Min	Max	Unit	Remarks	
Input pulse width	tтıwн tтıw∟	PWC	_	4 tcp	—	ns		



#### (7) Timer output timing

(T\_A = -40 °C to +85 °C, V\_{CC} = 3.3 V  $\pm$  0.3 V, V\_{SS} = 0.0 V)


Parameter	Sym-	Pin name	Condi-	Va	lue	Unit	Remarks
Falameter	bol	Fininanie	tions	Min	Мах	Unit	Relliarks
$CLK \uparrow \to T_{OUT}$ change time PPG0 to PPG3 change time	<b>t</b> TO	PPGx	_	30		ns	



## (8) Trigger Input Timing

(T<sub>A</sub> = -40 °C to +85 °C, V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V, V<sub>SS</sub> = 0.0 V)


Parameter	Symbol	Symbol Pin name		Val	lue	Unit	Remarks	
Falameter	Symbol	Fiii liailie	tions		Max	Onit	Remarks	
Input pulse width	<b>t</b> trgh	INTx		5 tcp	—	ns	At normal operating	
		INTX		1		μs	At Stop mode	




## 5. USB characteristics

000000000000000000000000000000000000000			(T_A = 0 °C to +70 °C, Vcc = 3.3 V $\pm$ 0.3 V, Vss = 0.0 V)				
Parameter	Symbol	Sym	Va	lue	Unit	Remarks	
Farameter	Symbol	bol	Min	Мах	Unit	itemarks	
	Input High level voltage	Vін	2.0		V		
Input	Input Low level voltage	Vı∟	_	0.8	V		
characteristics	Differential input sensitivity	Vdi	0.2	—	V		
	Differential common mode range	Vсм	0.8	2.5	V		
	Output High level voltage	Vон	2.8	3.6	V	Іон = -200 μА	
	Output Low level voltage		0.0	0.3	V	IoL = 2 mA	
	Cross over voltage	Vcrs	1.3	2.0	V		
	Rise time	<b>t</b> FR	4	20	ns	Full Speed	
Output		tlr	75	300	ns	Low Speed	
characteristics	Fall time	tff	4	20	ns	Full Speed	
		tlf	75	300	ns	Low Speed	
	Rising/falling time matching	<b>t</b> RFM	90	111.11	%	(Tfr/Tff)	
		<b>t</b> RLM	80	125	%	(Tlr/Tlf)	
	Output registance	Zdrv	28	44	Ω	Including Rs = 27 $\Omega$	


#### • Data signal timing (Full Speed)




# • Data signal timing (Low Speed)



## • Load condition (Full Speed)



#### • Load condition (Low Speed)





# ■ ORDERING INFORMATION


#### MB90335 Series

Part number	Package	Remarks
MB90F337PFM MB90337PFM	64-pin plastic LQFP (FPT-64P-M09)	

## PACKAGE DIMENSION







# MB90335 Series

# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94088-3470, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0312 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.