


# QUAD 2-INPUT MULTIPLEXER WITH STORAGE

The SN54/74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.

- · Select From Two Data Sources
- Fully Edge-Triggered Operation
- Typical Power Dissipation of 65 mW
- Input Clamp Diodes Limit High Speed Termination Effects

#### **CONNECTION DIAGRAM DIP (TOP VIEW)**



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **PIN NAMES**

#### **LOADING** (Note a)

		HIGH	LOW
<u>S</u>	Common Select Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
$I_{0a}-I_{0d}$	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.
$I_{1a}-I_{1d}$	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.
$Q_a - Q_d$	Register Outputs (Note b)	10 U.L.	5 (2.5) U.L.


#### NOTES:


- a) 1 TTL Unit Load (U.L.) = 40  $\mu\text{A}$  HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

### SN54/74LS298

# QUAD 2-INPUT MULTIPLEXER WITH STORAGE


LOW POWER SCHOTTKY





#### SN54/74LS298

#### LOGIC OR BLOCK DIAGRAM



 $V_{CC}$  = PIN 16 GND = PIN 8  $\bigcirc$  = PIN NUMBERS

#### **FUNCTIONAL DESCRIPTION**

The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports)under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW

transition of the Clock input  $\overline{(CP)}$ . The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.

**TRUTH TABLE** 

	OUTPUT		
S	I <sub>0</sub>	I <sub>1</sub>	Q
I	I	Х	L
1	h	Х	Н
h	X	I	L
h	Х	h	Н

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### SN54/74LS298

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Input I OW Voltage	54			0.7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Guaranteed Input LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
Vari	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table	
VOH		74	2.7	3.5		V		
Vol	VOL Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
VOL		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table
lu.	Leavest I III OLI Comment				20	μА	$V_{CC} = MAX, V_{IN} = 2.7 V$	
liн П	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current				21	mA	V <sub>CC</sub> = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
<sup>t</sup> PLH	Propagation Delay,		18	27	ns	V <sub>CC</sub> = 5.0 V,
<sup>t</sup> PHL	Clock to Output		21	32	ns	C <sub>L</sub> = 15 pF

#### AC SET-UP REQUIREMENTS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>W</sub>	Clock Pulse Width	20			ns	
t <sub>S</sub>	Data Setup Time	15			ns	
t <sub>S</sub>	Select Setup Time	25			ns	V <sub>CC</sub> = 5.0 V
t <sub>h</sub>	Data Hold Time	5.0			ns	
th	Select Hold Time	0				

#### **DEFINITIONS OF TERMS**


SETUP TIME  $(t_S)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (th) — is defined as the minimum time following

the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

## SN54/74LS298

#### **AC WAVEFORMS**





<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 1 Figure 2