

April 2000 Revised April 2000

# 74LVTH543 Low Voltage Octal Registered Transceiver with 3-STATE Outputs

#### **General Description**

The LVTH543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

The LVTH543 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

This octal registered transceiver is designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH543 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

#### **Features**


- $\blacksquare$  Input and output interface capability to systems at 5V  $V_{CC}$
- Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 543
- Latch-up performance exceeds 500 mA

#### **Ordering Code:**

Order Number	Package Number	Package Description
74LVTH543WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH543MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4,4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


#### **Connection Diagram**




#### **Pin Descriptions**

Pin Names	Description		
OEAB, OEBA	Output Enable Inputs		
LEAB, LEBA	Latch Enable Inputs		
CEAB, CEBA	Chip Enable Inputs		
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or		
	3-STATE Outputs		
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or		
	3-STATE Outputs		

#### **Logic Symbols**





#### **Functional Description**

The LVTH543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be LOW in order to enter data from the A Port or take data from the B Port as indicated in the Data I/O Control Table. With CEAB LOW, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the  $\overline{\text{CEBA}}$ ,  $\overline{\text{LEBA}}$  and  $\overline{\text{OEBA}}$ .


#### **Data I/O Control Table**

	Inputs		Outpu		
CEAB	LEAB	OEAB	Laten Status	Buffers	
Н	Х	Х	Latched	High Z	
Х	Н	X	Latched	_	
L	L	X	Transparent	_	
X	X	Н	_	High Z	
L	Χ	L	_	Driving	

- H = HIGH Voltage Level
- L = LOW Voltage Level X = Immaterial

**Note:** A-to-B data flow shown; B-to-A flow control is the same, except using  $\overline{\text{CEBA}}$ ,  $\overline{\text{LEBA}}$ , and  $\overline{\text{OEBA}}$ .

#### **Logic Diagram**



Please not that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# Absolute Maximum Ratings(Note 1)

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
Io	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	mA
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	ША
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

## **Recommended Operating Conditions**

Symbol	Parameter		Max	Units
V <sub>CC</sub>	Supply Voltage		3.6	V
VI	V <sub>I</sub> Input Voltage		5.5	V
I <sub>OH</sub>	HIGH Level Output Current		-32	mA
I <sub>OL</sub>	LOW Level Output Current		64	ША
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

l<sub>OFF</sub>

I<sub>PU/PD</sub>

I<sub>OZL</sub>

 $I_{OZH}$ 

I<sub>OZH</sub>+ I<sub>CCH</sub>

I<sub>CCL</sub>

 $I_{\text{CCZ}}$ 

I<sub>CCZ</sub>+

 $\Delta I_{CC}$ 

**DC Electrical Characteristics** 

Power Off Leakage Current

Power Up/Down 3-STATE

Power Supply Current

Power Supply Current

Power Supply Current

Power Supply Current

(Note 5)

3-STATE Output Leakage Current

3-STATE Output Leakage Current

3-STATE Output Leakage Current

Increase in Power Supply Current

Output Current

#### T<sub>A</sub> =-40°C to +85°C v<sub>cc</sub> Symbol Units Conditions Max (V) Input Clamp Diode Voltage 2.7 -1.2 $I_1 = -18 \text{ mA}$ Input HIGH Voltage 2.7-3.6 2.0 $V_0 \le 0.1V$ or $V_{\mathsf{IH}}$ $V_{IL}$ Input LOW Voltage 2.7-3.6 8.0 $V_O \ge V_{CC} - 0.1V$ V<sub>CC</sub> - 0.2 $I_{OH} = -100 \mu A$ 2.7-3.6 $V_{OH}$ Output HIGH Voltage $I_{OH} = -8 \text{ mA}$ 2.4 2.7 $I_{OH} = -32 \text{ mA}$ 3.0 2.0 $V_{OL}$ Output LOW Voltage 2.7 ٧ $I_{OL} = 100 \mu A$ 27 0.5 V $I_{OL} = 24 \text{ mA}$ 3.0 0.4 $I_{OL} = 16 \text{ mA}$ $I_{OL} = 32 \text{ mA}$ 3.0 0.5 3.0 0.55 $I_{OL} = 64 \text{ mA}$ **Bushold Input Minimum Drive** 3.0 $V_{I} = 0.8V$ $I_{I(HOLD)}$ -75 $V_1 = 2.0V$ 500 $I_{I(OD)}$ Bushold Input Over-Drive 3.0 (Note 3) Current to Change State -500 (Note 4) Input Current $V_1 = 5.5V$ I μΑ Control Pins 3.6 ±1 $V_I = 0V \text{ or } V_{CC}$ Data Pins $V_I = 0V$ 3.6 -5 μΑ $V_I = V_{CC}$ μΑ

0

0-1.5V

3.6

3.6

3.6

3.6

3.6

3.6

3.6

±100

±100

-5

10

0.19

5

0.19

0.19

0.2

μΑ

μА

μΑ

mΑ

mΑ

mΑ

 $0V \le V_I \text{ or } V_O \le 5.5V$ 

 $V_0 = 0.5V \text{ to } 3.0V$ 

 $V_I = GND \text{ or } V_{CC}$ 

 $V_{CC} < V_O \le 5.5V$ 

Outputs Disabled

 $V_{CC} \le V_O \le 5.5V$ 

Outputs Disabled

One Input at V<sub>CC</sub> – 0.6V

Other Inputs at V<sub>CC</sub> or GND

Outputs HIGH A or B Port Outputs LOW

 $V_0 = 0.0V$ 

 $V_0 = 3.6V$ 

### **Dynamic Switching Characteristics** (Note 6)

Symbol	Parameter	V <sub>CC</sub>		T <sub>A</sub> = 25°C			Conditions	
Syllibol	Farameter	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}} = \textbf{50}~\text{pF,}~\textbf{R}_{\textbf{L}} = \textbf{500}\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 7)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 7)	

Note 6: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 7: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Note 3: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 4: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $<sup>\</sup>textbf{Note 5:} \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than $V_{CC}$ or GND.}$ 

### **AC Electrical Characteristics**


				$T_A = -40$ °C to +85°C $C_L = 50$ pF, $R_L = 500\Omega$				
Symbol	Parameter			Units				
Cymbol	i aran	icici	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		- Onics	
				Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay		1.3	4.4	1.3	4.8	ns	
t <sub>PHL</sub>	Data to Outputs		1.3	4.6	1.3	5.2	113	
t <sub>PLH</sub>	Propagation Delay		1.3	5.4	1.3	6.4	ns	
$t_{PHL}$	LE to A or B		1.3	5.8	1.3	6.6	113	
t <sub>PZH</sub>	Output Enable Time		1.1	5.5	1.1	6.3	ns	
$t_{PZL}$	OE to A or B		1.1	6.1	1.1	7.2	115	
t <sub>PHZ</sub>	Output Disable Time		2.0	5.7	2.0	5.9	ns	
$t_{PLZ}$	OE to A or B		2.0	5.3	2.0	5.9	115	
t <sub>PZH</sub>	Output Enable Time		1.3	5.9	1.3	6.8	no	
t <sub>PZL</sub>	CE to A or B		1.3	6.2	1.3	7.4	ns	
t <sub>PHZ</sub>	Output Disable Time		2.1	5.8	2.1	6.1		
$t_{PLZ}$	CE to A or B		1.6	5.4	1.6	5.9	ns	
t <sub>W</sub>	Pulse Duration	LE LOW	3.3		3.3		ns	
t <sub>S</sub>	Setup Time	A or B before LE, Data HIGH	0.4		0.4			
		A or B before LE, Data LOW	1.0		1.5			
		A or B before CE, Data HIGH	0.2		0.2		ns	
		A or B before CE, Data LOW	0.7		1.2			
t <sub>H</sub>	Hold Time	A or B before LE, Data HIGH	1.5		0.6			
		A or B before LE, Data LOW	1.3		1.5			
		A or B before CE, Data HIGH	1.6		0.5		ns	
		A or B before CE, Data LOW	1.4		1.6			
t <sub>OSHL</sub>	Output to Output Skew (Note 8)			1.0		1.0	ns	
t <sub>OSLH</sub>				1.0		1.0	115	


Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

#### Capacitance (Note 9)

Symbol Parameter		Conditions	Typical	Units	
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$ , $V_I = 0V$ or $V_{CC}$	4	pF	
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	8	pF	

Note 9: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com