## Am79R79

## AMD극

## Ringing Subscriber Line Interface Circuit

## DISTINCTIVE CHARACTERISTICS

■ Ideal for short-loop applications

- Ideal for ISDN terminal adaptor and fixed radio access applications
- On-chip ringing with on-chip ring-trip detector

■ Low standby state power
■ Battery operation:
$-\mathrm{V}_{\mathrm{BAT} 1}:-40.5 \mathrm{~V}$ to -75 V

- $\mathrm{V}_{\text {BAT2 }}$ : -19 V to $\mathrm{V}_{\mathrm{BAT} 1}$

■ On-chip battery switching and feed selection
■ On-hook transmission
■ Two-wire impedance set by single external impedance

## BLOCK DIAGRAM



## GENERAL DESCRIPTION

The AMD family of subscriber line interface circuit (SLIC) products provide the telephone interface functions required throughout the worldwide market. AMD SLIC devices address all major telephony markets including central office (CO), private branch exchange (PBX), digital loop carrier (DLC), fiber-in-the-loop (FITL), radio-in-the-loop (RITL), hybrid fiber coax (HFC), and video telephony applications.
The AMD SLIC devices offer support of BORSHT (battery feed, overvoltage protection, ringing, supervision, hybrid, and test) functions with features including current limiting, on-hook transmission, polarity reversal, Tip Open, and loop-current detection. These features allow reduction of linecard cost by minimizing component count, conserving board space, and supporting automated manufacturing.
The AMD SLIC devices provide the two- to four-wire hybrid function, DC-loop feed, and two-wire supervision. Two-wire termination is programmed by a scaled impedance network. Transhybrid balance can be achieved with an external balance circuit or simply programmed using a companion AMD codec device, the Am79C02/03/031 DSLAC ${ }^{\text {TM }}$ device, the Am79Q02/021/03 Programmable Quad SLAC (QSLACTM) device, or the Am79Q5457/4457 Nonprogrammable QSLAC device.
The Am79R79 Ringing SLIC device is a bipolar monolithic SLIC that offers on-chip ringing. Now designers can achieve significant cost reductions at the system level for short-loop applications by integrating the ringing function on chip. Examples of such applications
would be ISDN terminal adaptors, fiber-in-the-loop, ra-dio-in-the-loop, hybrid fiber/coax and video telephony (home-side) boxes. The Am79R79 Ringing SLIC can provide sufficient voltage to meet the stringent LSSGR five-ringer equivalent specification. Using a CMOScompatible input waveform and wave shaping R-C network, the Am79R79 Ringing SLIC can provide trapezoidal wave ringing to meet various design requirements.
In order to further enhance the suitability of this device in short-loop, distributed switching applications, AMD has maximized power savings by incorporating battery switching on chip. The Am79R79 Ringing SLIC device switches between two battery supplies such that in the off-hook (active) state, a low battery is used to save power. In order to meet the Open Circuit voltage requirements of fax machines and maintenance termination units (MTU), the SLIC automatically switches to a higher voltage in the on-hook (standby) state.
Like all of the AMD SLIC devices, the Am79R79 Ringing SLIC device supports on-hook transmission, ring-trip detection, programmable loop-detect threshold, and is available with on-chip polarity reversal. The Am79R79 Ringing SLIC device is a programmable constant-current feed device with two on-chip relay drivers to operate external relays. Several performance grades are available to meet both CCITT and LSSGR requirements, including various longitudinal balance options. This unique device is available in the proven AMD 75 V bipolar process in the 32-pin PLCC package.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below


| Valid Combinations |  |  |
| :---: | :---: | :---: |
|  | -1 |  |
| Am79R79 | -2 | JC |
|  | -3 |  |
|  | -4 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## Note:

${ }^{*}$ Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

## AMDA

CONNECTION DIAGRAM

## Top View



Notes:

1. Pin 1 is marked for orientation.
2. $N C=$ No connect

## PIN DESCRIPTIONS

| Pin Names | Type | Description |
| :---: | :---: | :---: |
| AGND/DGND | Gnd | Analog and Digital ground |
| A(TIP) | Output | Output of A(TIP) power amplifier |
| B2EN | Input | VBAT2 Enable. Logic Low enables operation from V BAT2. . Logic High enables operation from $\mathrm{V}_{\mathrm{BAT} 1}$. TTL compatible. |
| BGND | Gnd | Battery (power) ground |
| B(RING) | Output | Output of B(RING) power amplifier |
| C3-C1 | Input | Decoder. TTL compatible. C3 is MSB and C1 is LSB. |
| D1 | Input | Relay1 Control. TTL compatible. Logic Low activates the Relay1 relay driver. |
| D2 | Input | (Option) Relay2 Control. TTL compatible. Logic Low activates the Relay2 relay driver. |
| $\overline{\text { DET }}$ | Output | Switchhook Detector. Logic Low indicates that the selected detector is tripped. Logic inputs C3-C1 and E1 select the detector. Open-collector with a built-in $15 \mathrm{k} \Omega$ pull-up resistor. |
| E1 | Input | (Option) Ground-Key Enable. A logic High selects the off-hook detector. A logic Low selects the ground-key detector. TTL compatible. |
| HPA | Capacitor | High-pass filter capacitor. A(TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | High-pass filter capacitor. B(RING) side of high-pass filter capacitor. |
| RD | Resistor | Detector resistor. Detector threshold set and filter pin. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network, which also connects to the receiver summing node (RSN). $\mathrm{V}_{\text {RDC }}$ is negative for normal polarity and positive for reverse polarity. |
| RDCR | - | Connection point for feedback during ringing. |
| RINGIN | Input | Ring Signal Input. Pin for ring signal input. Square-wave shaped by external RC filter. Requires 50\% duty cycle. CMOS-compatible input. |
| RSGH | Input | Saturation Guard High. Pin for resistor to adjust Open Circuit voltage when operating from $V_{\text {BAT1 }}$. |
| RSGL | Input | Saturation Guard Low. Pin for resistor to adjust the anti-saturation cut-in voltage when operating from both $\mathrm{V}_{\mathrm{BAT} 1 \text { and }} \mathrm{V}_{\mathrm{BAT}}$. |
| RSN | Input | Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 1000 x the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node. |
| RTRIP1 | Input | Ring-trip detector. Ring-trip detector threshold set and filter pin. |
| RTRIP2 | Input | Ring-trip detector. Ring-trip detector threshold offset (switch to $\mathrm{V}_{\mathrm{BAT} 1}$ ). For power conservation in any nonringing state, this switch is open. |
| RYE | Output | Common Emitter of RYOUT1/RYOUT2. Emitter output of RYOUT1 and RYOUT2. Normally connected to relay ground. |
| RYOUT1 | Output | Relay/switch driver. Open-collector driver with emitter internally connected to RYE. |
| RYOUT2 | Output | (Option) Relay/switch driver. Open-collector driver emitter internally connected to RYE. |
| VBAT1 | Battery | Battery supply and connection to substrate. |
| VBAT2 | Battery | Power supply to output amplifiers. Connect to off-hook battery through a diode. |
| VCC | Power | Positive analog power supply. |
| VNEG | Power | Negative analog power supply. This pin is the return for the intern VEE regulator. |
| VTX | Output | Transmit Audio. This output is 0.5066 gain version of the $A($ TIP ) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network. |

## ABSOLUTE MAXIMUM RATINGS

Storage temperature
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}$ with respect to AGND/DGND .......... 0.4 V to +7 V
$\mathrm{V}_{\text {NEG }}$ with respect to AGND/DGND ...... 0.4 V to $\mathrm{V}_{\text {BAT2 }}$
$V_{\text {BAT2 }}$................................................... $V_{\text {BAT1 }}$ to $G N D$
$\mathrm{V}_{\mathrm{BAT1}}$ with respect to AGND/DGND:
Continuous.................................... 0.4 V to -80 V
$10 \mathrm{~ms} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~+0.4 ~ V ~ t o ~-85 ~ V ~$
BGND with respect to AGND/DGND........ +3 V to -3 V
$\mathrm{A}(\mathrm{TIP})$ or $\mathrm{B}(\mathrm{RING})$ to BGND:
Continuous $\qquad$ $. \mathrm{V}_{\mathrm{BAT} 1}-5 \mathrm{~V}$ to +1 V $10 \mathrm{~ms}(\mathrm{f}=0.1 \mathrm{~Hz}) \ldots . . . . . . . . . . . . . . V_{\text {BAT } 1}-10 \mathrm{~V}$ to +5 V $1 \mu \mathrm{~s}(\mathrm{f}=0.1 \mathrm{~Hz}) . . . . . . . . . . . . . . . . . . . . ~ V V_{\text {BAT } 1}-15 \mathrm{~V}$ to +8 V $250 \mathrm{~ns}(\mathrm{f}=0.1 \mathrm{~Hz}) \ldots . . . . . . . . . . . . V_{\text {BAT1 }}-20 \mathrm{~V}$ to +12 V
Current from A(TIP) or B(RING).................... $\pm 150 \mathrm{~mA}$
RYOUT1, RYOUT2 current 75 mA
RYOUT1, RYOUT2 voltage
RYE to +7 V
RYOUT1, RYOUT2 transient
RYE to +10 V

RYE voltage BGND to $\mathrm{V}_{\text {BAT1 }}$

C3-C1, D2-D1, E1, B2EN, and RINGIN Input voltage $\qquad$ -0.4 V to $\mathrm{V}_{\mathrm{CC}}+0.4 \mathrm{~V}$
Maximum power dissipation, continuous,
$\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, No heat sink (See note):
In 32-pin PLCC package 1.33 W

Thermal data: .......................................................... $\theta_{\mathrm{JA}}$
In 32-pin PLCC package $45^{\circ} \mathrm{C} / \mathrm{W}$ typ

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about $165^{\circ} \mathrm{C}$. The device should never see this temperature and operation above $145^{\circ} \mathrm{C}$ junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Ambient temperature $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}^{*}$
$\mathrm{V}_{\mathrm{CC}}$ 4.75 V to 5.25 V

$\mathrm{V}_{\text {BAT1 }}$.............................................. -40.5 V to -75 V
$\mathrm{V}_{\text {BAT2 }}$.................................................. 19 V to $\mathrm{V}_{\text {BAT1 }}$
AGND/DGND
BGND with respect to
AGND/DGND $\qquad$ -100 mV to +100 mV

Load resistance on VTX to ground $\qquad$ $20 \mathrm{k} \Omega$ min

The Operating Ranges define those limits between which the functionality of the device is guaranteed.

* Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

AMDA

## ELECTRICAL CHARACTERISTICS



## Note:

* Performance Grade


## AMDit

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line Characteristics |  |  |  |  |  |  |
| IL, Loop-current accuracy | $\mathrm{I}_{\mathrm{L}}$ in constant-current region, $\mathrm{B2EN}=0$ | 0.915 ${ }_{\text {L }}$ | $\mathrm{I}_{\mathrm{L}}$ | $1.085 \mathrm{I}_{\mathrm{L}}$ | mA |  |
| $\mathrm{I}_{\mathrm{L}}$, Long loops, Active state | $\mathrm{R}_{\text {LDC }}=600 \Omega$, RSGL $=$ open | 20 | 21.7 |  |  |  |
|  | $\mathrm{R}_{\text {LDC }}=750 \Omega$, RSGL $=$ short | 20 |  |  |  |  |
| $\mathrm{I}_{\mathrm{L}}$, Accuracy, Standby state | $\mathrm{I}_{\mathrm{L}}=\frac{\left\|\mathrm{V}_{\mathrm{BAT} 1}\right\|-10 \mathrm{~V}}{\mathrm{R}_{\mathrm{L}}+400}$ | 0.81 L | $\mathrm{I}_{\mathrm{L}}$ | $1.2 \mathrm{I}_{\mathrm{L}}$ |  |  |
|  | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=\text { constant-current region } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 18 | 27 | 39 |  |  |
|  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 | 27 |  |  | 4 |
| ILLIM | Active, A and B to ground |  | 55 | 110 |  |  |
|  | OHT, A and B to ground |  | 55 |  |  | 4 |
| $\mathrm{I}_{\mathrm{L}}$, Loop current, Open Circuit state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{A}}$, Pin A leakage, Tip Open state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 |  |  |
| $\mathrm{I}_{\mathrm{B}}$, Pin B current, Tip Open state VA, Standby, ground-start signaling | $B$ to ground |  | 34 |  | mA |  |
|  | A to $-48 \mathrm{~V}=7 \mathrm{k} \Omega$, <br> B to ground $=100 \Omega$ | -7.5 | -5 |  | V | 4 |
| $\mathrm{V}_{\mathrm{AB}}$, Open Circuit voltage |  | 42.8 |  |  |  | 8 |
| Power Supply Rejection Ratio (VRIPPLE $=100 \mathrm{mVrms}$ ), Active Normal State |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | 50 Hz to 3400 Hz | 33 | 50 |  | dB | 5 |
| $\mathrm{V}_{\text {NEG }}$ | 50 Hz to 3400 Hz | 30 | 40 |  |  |  |
| $\mathrm{V}_{\text {BAT } 1}$ | 50 Hz to 3400 Hz | 30 | 50 |  |  |  |
| $\mathrm{V}_{\text {BAT2 }}$ | 50 Hz to 3400 Hz | 30 | 50 |  |  |  |
| Power Dissipation |  |  |  |  |  |  |
| On hook, Open Circuit state | $\mathrm{V}_{\text {BAT1 }}$ |  | 48 | 100 | mW |  |
| On hook, Standby state | $\mathrm{V}_{\text {BAT2 }}$ |  | 55 | 80 |  | 10 |
| On hook, OHT state | $\mathrm{V}_{\text {BAT } 1}$ |  | 200 | 300 |  |  |
| On hook, Active state | $\mathrm{V}_{\text {BAT1 }}$ |  | 220 | 350 |  |  |
| Off hook, Standby state | $\mathrm{V}_{\text {BAT1 }}$ or $\mathrm{V}_{\mathrm{BAT} 2} \quad \mathrm{R}_{\mathrm{L}}=300 \Omega$ |  | 2000 | 2800 |  | 10 |
| Off hook, OHT state | $\mathrm{V}_{\text {BAT1 }}$ 兂 $=300 \Omega$ |  | 2000 | 2200 |  |  |
| Off hook, Active state | $\mathrm{V}_{\text {BAT2 }} \quad \mathrm{R}_{\mathrm{L}}=300 \Omega$ |  | 550 | 750 |  |  |
| Supply Currents |  |  |  |  |  |  |
| $I_{C C}$, <br> On-hook $\mathrm{V}_{\mathrm{CC}}$ supply current | Open Circuit state |  | 3.0 | 4.5 | mA |  |
|  | Standby state |  | 3.2 | 5.5 |  |  |
|  | OHT state |  | 6.2 | 8.0 |  |  |
|  | Active state-normal |  | 6.5 | 9.0 |  |  |
| $\mathrm{I}_{\mathrm{NEG}}$, <br> On-hook $\mathrm{V}_{\text {NEG }}$ supply current | Open Circuit state |  | 0.1 | 0.2 |  |  |
|  | Standby state |  | 0.1 | 0.2 |  |  |
|  | OHT state |  | 0.7 | 1.1 |  |  |
|  | Active state-normal |  | 0.7 | 1.1 |  |  |
| $\mathrm{I}_{\mathrm{BAT}}$, <br> On-hook $\mathrm{V}_{\text {BAT }}$ supply current | Open Circuit state |  | 0.45 | 1.0 |  |  |
|  | Standby state |  | 0.6 | 1.5 |  |  |
|  | OHT state |  | 2.0 | 4.0 |  |  |
|  | Active state-normal |  | 2.7 | 5.0 |  |  |

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Inputs (C3-C1, D2-D1, E1, and B2EN) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$, Input High voltage |  | 2.0 |  |  | V |  |
| $\mathrm{V}_{\mathrm{IL}}$, Input Low voltage |  |  |  | 0.8 |  |  |
| $\mathrm{I}_{\mathrm{IH}}$, Input High current |  | -75 |  | 40 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {IL }}$, Input Low current |  | -400 |  |  |  |  |
| Logic Output DET |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, Output Low voltage | $\mathrm{I}_{\text {OUT }}=0.8 \mathrm{~mA}, 15 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.40 | V |  |
| $\mathrm{V}_{\text {OH }}$, Output High voltage | $\mathrm{I}_{\text {OUT }}=-0.1 \mathrm{~mA}, 15 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {CC }}$ | 2.4 |  |  |  |  |
| Ring-Trip Detector Input |  |  |  |  |  |  |
| Ring detect accuracy | $\operatorname{IRTD}=\left(\frac{\mid \text { BAT } 1-1}{\text { RRT1 }}+24 \mu \mathrm{~A}\right) \cdot 335$ | -10 |  | +10 | \% |  |
| Ring Signal |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{AB}}$, Ringing | Bat1 $=-75 \mathrm{~V}$, ringload $=1570 \Omega$ | 66 | 69 |  | Vpk | 7 |
| $V^{\text {AB }}$ Ringing offset | $\mathrm{V}_{\text {RINGIN }}=2.5 \mathrm{~V}$ | -10 | 0 | 10 | V |  |
| $\Delta \mathrm{V}_{\mathrm{AB}} / \Delta \mathrm{V}_{\text {RINGIN }}$ (RINGIN gain) |  | 150 | 180 | 210 |  |  |
| Ground-Key Detector Thresholds |  |  |  |  |  |  |
| Ground-key resistive threshold | $B$ to ground | 2 | 5 | 10 | $\mathrm{k} \Omega$ |  |
| Ground-key current threshold | $B$ to ground |  | 11 |  | mA |  |
| Loop Detector |  |  |  |  |  |  |
| $\mathrm{R}_{\text {LTH }}$, Loop-resistance detect threshold | Active, $\mathrm{V}_{\text {BAT1 }}$ | -20 |  | 20 | \% | 9 |
|  | Active, $\mathrm{V}_{\text {BAT2 }}$ | -20 |  | 20 |  |  |
|  | Standby | -12 |  | 12 |  |  |
| Relay Driver Output (RELAY1 and 2) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, On voltage (each output) | $\mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}$ |  | +0.25 | +0.4 | V |  |
| $\mathrm{V}_{\mathrm{OL}}$, On voltage (each output) | $\mathrm{l}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | +0.30 | +0.8 |  | 4 |
| $\mathrm{I}_{\mathrm{OH}}$, Off leakage (each output) | $\mathrm{V}_{\mathrm{OH}}=+5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| Zener breakover (each output) | $\mathrm{I}_{\mathrm{Z}}=100 \mu \mathrm{~A}$ | 6.6 | 7.9 |  | V |  |
| Zener on voltage (each output) | $\mathrm{I}_{\mathrm{Z}}=30 \mathrm{~mA}$ |  | 11 |  |  |  |

## RELAY DRIVER SCHEMATIC



## Notes:

1. Unless otherwise noted, test conditions are BAT1 $=-75 \mathrm{~V}, B A T 2=-24 \mathrm{~V}, V_{C C}=+5 \mathrm{~V}, V_{N E G}=-5 \mathrm{~V}, R_{L}=600 \Omega$, $R_{D C 1}=80 \mathrm{k} \Omega, R_{D C 2}=20 \mathrm{k} \Omega, R_{D}=75 \mathrm{k} \Omega$, no fuse resistors, $C_{H P}=0.018 \mu \mathrm{~F}, C_{D C}=1.2 \mu \mathrm{~F}, D_{1}=D_{2}=1 \mathrm{~N} 400 \mathrm{x}$, two-wire $A C$ input impedance ( $Z S L$ ) is a $600 \Omega$ resistance synthesized by the programming network shown below. $R_{S G L}=$ open, $R_{S G H}=$ open, $R_{D C R}=2 \mathrm{k} \Omega, R_{R T 1}=430 \mathrm{k} \Omega, R_{R T 2}=12 \mathrm{k} \Omega, C_{R T}=1.5 \mu \mathrm{~F}, R_{S L E W}=100 \mathrm{k} \Omega, C_{S L E W}=0.33 \mu \mathrm{~F}$.

2. a. Overload level is defined when $T H D=1 \%$.
b. Overload level is defined when THD $=1.5 \%$.
3. Balance return signal is the signal generated at $V_{T X}$ by $V_{R X}$. This specification assumes that the two-wire AC load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
6. Group delay can be greatly reduced by using a $Z_{T}$ network such as that shown in Note 1 above. The network reduces the group delay to less than $2 \mu$ s and increases 2 WRL. The effect of group delay on linecard performance may also be compensated for by synthesizing complex impedance with the QSLAC or DSLAC device.
7. 70 Vpk provides 50 Vrms with a crest factor of 1.25 to a load of $1400 \Omega$ with $2 \cdot \operatorname{Rf}=100$, and Rline $=70 \Omega(1570 \Omega)$.
8. Open Circuit $V_{A B}$ can be modified using RSGH.
9. $R_{D}$ must be greater than $56 \mathrm{k} \Omega$. Refer to Table 2 for typical value of $R_{L T H}$.
10. Lower power is achieved by switching into low-battery state in standby. Standby loop current is returned to $V_{B A T 1}$ regardless of the battery selected.

Table 1. SLIC Decoding

| State | C3 | C2 | C1 | 2-Wire Status | ( $\overline{\mathrm{DET}}$ ) Output |  | Battery Selection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | E1 = 1 | E1 = 0 |  |
| 0 | 0 | 0 | 0 | Open Circuit | Ring trip | Ring trip |  |
| 1 | 0 | 0 | 1 | Ringing | Ring trip | Ring trip | B2EN |
| 2 | 0 | 1 | 0 | Active | Loop detector | Ground key | , |
| 3 | 0 | 1 | 1 | On-hook TX (OHT) | Loop detector | Ground key |  |
| 4 | 1 | 0 |  | Tip Open | Loop detector | Ground key | B2EN = 1** |
| 5 | 1 | 0 |  | Standby | Loop detector | Ground key | $\mathrm{V}_{\mathrm{BAT} 1}$ |
| 6* | 1 | 1 |  | Active Polarity Reversal | Loop detector | Ground key | B2EN |
| 7* | 1 |  | 1 | OHT Polarity Reversal | Loop detector | Ground key | B2EN |

## Notes:

* Only -1 and -2 performance grade devices support polarity reversal.
${ }^{* *}$ For correct ground-start operation using Tip Open, $V_{B A T 1}$ on-hook battery must be used.

Table 2. User-Programmable Components

| $\mathrm{Z}_{\mathrm{T}}=500\left(\mathrm{Z}_{2 \text { WIN }}-2 \mathrm{R}_{\mathrm{F}}\right)$ | $Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}$, and $Z_{2 \text { WIN }}$ is the desired 2-wire AC input impedance. When computing $Z_{T}$, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
| :---: | :---: |
| $\mathrm{Z}_{\mathrm{RX}}=\frac{\mathrm{Z}_{\mathrm{L}}}{\mathrm{G}_{42 \mathrm{~L}}} \cdot \frac{1000 \bullet \mathrm{Z}_{\mathrm{T}}}{\mathrm{Z}_{\mathrm{T}}+500\left(\mathrm{Z}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}\right)}$ | $Z_{R X}$ is connected from $V_{R X}$ to $R_{S N}$. $Z_{T}$ is defined above, and $G_{42 L}$ is the desired receive gain. |
| $\begin{aligned} & \mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}=\frac{2500}{\mathrm{I}_{\mathrm{LOOP}}} \\ & \mathrm{R}_{\mathrm{DCR} 1}+\mathrm{R}_{\mathrm{DCR} 2}=\frac{3000}{\text { Iringlim }} \\ & \mathrm{C}_{\mathrm{DC}}=19 \mathrm{~ms} \bullet \frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{R}_{\mathrm{DC} 1} \mathrm{R}_{\mathrm{DC} 2}} \\ & \mathrm{C}_{\mathrm{DCR}}=\frac{\mathrm{R}_{\mathrm{DCR} 1}+\mathrm{R}_{\mathrm{DCR} 2}}{\mathrm{R}_{\mathrm{DCR} 1} \mathrm{R}_{\mathrm{DCR} 2}} \bullet 150 \mu \mathrm{~s} \end{aligned}$ | $R_{D C 1}, R_{D C 2}$, and $C_{D C}$ form the network connected to the RDC pin. $\mathrm{l}_{\text {LOOP }}$ is the desired loop current in the constant-current region. <br> $R_{D C R 1}, R_{D C R 2}$, and $C_{D C R}$ form the network connected to the RDCR pin. See Applications Circuit for these components. <br> $C_{D C R}$ sets the ringing time constant, which can be between $15 \mu \mathrm{~s}$ and $150 \mu \mathrm{~s}$. |
| $\mathrm{R}_{\mathrm{D}}=\mathrm{R}_{\mathrm{LTH}} \bullet 12.67$ for high battery state | $R_{D}$ is the resistor connected from the RD pin to GND and $R_{L T H}$ is the loop-resistance threshold between on-hook and off-hook detection. $\mathrm{R}_{\mathrm{D}}$ should be greater than $56 \mathrm{k} \Omega$ to guarantee detection occurs in the Standby state. Choose the value of $R_{D}$ for high battery state; then use the equation for $\mathrm{R}_{\text {LTH }}$ to find where the threshold is for low battery. |
| Loop-Threshold Detect Equations |  |
| $\mathrm{R}_{\mathrm{LTH}}=\frac{\mathrm{R}_{\mathrm{D}}}{12.67}$ for high battery | This is the same equation as for $R_{D}$ above, except solved for $\mathrm{R}_{\text {LTH }}$. |
| $\mathrm{R}_{\mathrm{LTH}}=\frac{\mathrm{R}_{\mathrm{D}}}{11.37}$ for low battery | For low battery, the detect threshold is slightly higher, which avoids oscillating between states. |
| $\mathrm{R}_{\text {LTH }}=\frac{\left\|\mathrm{V}_{\text {BAT1 }}\right\|-10}{915} \bullet \mathrm{R}_{\mathrm{D}^{-}} 400-2 \mathrm{R}_{\mathrm{F}}$ | $R_{\text {LTH }}$ standby < $R_{\text {LTH }}$ active $V_{B A T 1}<R_{\text {LTH }}$ active $V_{\text {BAT2 }}$, which guarantees no unstable states under all operating conditions. This equation shows at what resistance the standby threshold is; it is actually a current threshold rather than a resistance threshold, which is shown by the Vbat dependency. |

## DC FEED CHARACTERISTICS



Figure 1. Typical $\mathrm{V}_{\mathrm{AB}}$ vs. $\mathrm{I}_{\mathrm{L}}$ DC Feed Characteristics
$\mathrm{R}_{\mathrm{DC}}=\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}=20 \mathrm{k} \Omega+80 \mathrm{k} \Omega=100 \mathrm{k} \Omega$
$\left(\mathrm{V}_{\text {BAT1 }}=-75 \mathrm{~V}, \mathrm{~V}_{\text {BAT2 }}=-24 \mathrm{~V}\right)$
Notes:

1. Constant-current region: $\mathrm{V}_{\mathrm{AB}}=\mathrm{I}_{\mathrm{L}} \mathrm{R}_{\mathrm{L}}=\frac{2500}{\mathrm{RDC}} \mathrm{R}_{\mathrm{L}}$; where $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}$,
2. Low battery
$\mathrm{V}_{\mathrm{ASL}}=\frac{1000 \bullet\left(104 \bullet 10^{3}+\mathrm{R}_{\mathrm{SGL}}\right)}{6720 \cdot 10^{3}+\left(80 \bullet \mathrm{R}_{\mathrm{SGL}}\right)}$; where $R_{\mathrm{SGL}}=$ resistor to $G N D, B 2 E N=$ logic Low.

Anti-sat region:

$$
\mathrm{V}_{\mathrm{ASL}}=\frac{1000 \bullet\left(\mathrm{R}_{\mathrm{SGL}}-56 \bullet 10^{3}\right)}{6720 \bullet 10^{3}+\left(80 \bullet \mathrm{R}_{\mathrm{SGL}}\right)} ; \quad \text { where } R_{S G L}=\text { resistor to } V_{C C}, B 2 E N=\text { logic Low. }
$$

3. 

$\mathrm{V}_{\text {APPL }}=4.17+\mathrm{V}_{\text {ASL }}$

$$
\mathrm{I}_{\mathrm{LOOPL}}=\frac{\mathrm{V}_{\mathrm{APPL}}}{\frac{\left(\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}\right)}{600}+2 \mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{LOOP}}}
$$

4. High battery

$$
\mathrm{V}_{\mathrm{ASH}}=\mathrm{V}_{\mathrm{ASHH}}+\mathrm{V}_{\mathrm{ASL}}
$$

Anti-sat region:

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{ASHH}}= & \frac{1000 \bullet\left(70 \bullet 10^{3}+\mathrm{R}_{\mathrm{SGH}}\right)}{1934 \bullet 10^{3}+\left(31.75 \bullet \mathrm{R}_{\mathrm{SGH}}\right)} ;
\end{array}
$$

$$
\mathrm{V}_{\mathrm{APPH}}=4.17+\mathrm{V}_{\mathrm{ASH}}
$$

$$
\mathrm{I}_{\text {LOOPH }}=\frac{\mathrm{V}_{\text {APPH }}}{\frac{\left(\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}\right)}{600}+2 \mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{LOOP}}}
$$

## RING-TRIP COMPONENTS

$\mathrm{R}_{\mathrm{RT} 2}=12 \mathrm{k} \Omega$
$\mathrm{C}_{\mathrm{RT}}=1.5 \mu \mathrm{~F}$
$\mathrm{R}_{\mathrm{RT} 1}=320 \bullet \mathrm{CF} \bullet \frac{\mathrm{V}_{\mathrm{BAT} 1}}{\mathrm{Vbat}-5-\left(24 \mu \mathrm{~A} \bullet 320 \bullet \mathrm{CF} \bullet\left(\mathrm{R}_{\mathrm{LRT}}+150+2 \mathrm{R}_{\mathrm{F}}\right)\right)} \bullet\left(\mathrm{R}_{\mathrm{LRT}}+150+2 \mathrm{R}_{\mathrm{F}}\right)$
where $\mathrm{R}_{\mathrm{LRT}}=$ Loop-detection threshold resistance for ring trip and $C F=$ Crest factor of ringing signal ( $\approx 1.25$ )
$\mathbf{R}_{\text {SLEW }}, \mathbf{C}_{\text {SLEW }}$
Ring waveform rise time $\approx 0.214 \bullet\left(\mathrm{R}_{\text {SLEW }} \bullet \mathrm{C}_{\text {SLEW }}\right) \approx \mathrm{tr}$.
For a 1.25 crest factor @ $20 \mathrm{~Hz}, \mathrm{tr} \approx 10 \mathrm{mS}$.
$\therefore\left(R_{\text {SLEW }}=150 \mathrm{k} \Omega, \mathrm{C}_{\text {SLEW }}=0.33 \mu \mathrm{~F}\right.$. $)$
$\mathrm{C}_{\text {SLEW }}$ should be changed if a different crest factor is desired.


Figure 2. Ringing Waveforms


Feed current programmed by $\mathrm{R}_{\mathrm{DC} 1}$ and $\mathrm{R}_{\mathrm{DC} 2}$
Figure 3. Feed Programming

## TEST CIRCUITS


$\mathrm{I}_{\mathrm{L} 2-4}=20 \log \left(\mathrm{~V}_{\mathrm{TX}} / \mathrm{V}_{\mathrm{AB}}\right)$
A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Four- to Four-Wire Balance Return Signal

C. Longitudinal Balance

## TEST CIRCUITS (continued)



Return loss $=-20 \log \left(2 \mathrm{~V}_{\mathrm{M}} / \mathrm{V}_{\mathrm{S}}\right)$

## D. Two-Wire Return Loss Test Circuit


E. Loop-Detector Switching

F. Ground-Key Switching


## AMD:

## TEST CIRCUITS (continued)



BATTERY GROUND


ANALOG GROUND
$\stackrel{1}{=}$

DIGITAL
GROUND

H. Am79R79 Test Circuit

## APPLICATION CIRCUIT



## I. Application Circuit

## AMDi

## PHYSICAL DIMENSION

PL032


## REVISION SUMMARY

## Revision B to Revision C

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- Electrical Characteristics; Last row under Ring Signal, min changed from 130 to 150, typ changed from 160 to 180, and max changed from 190 to 210.
- SLIC Decoding Table; Added B2EN reference to the Battery Selection column and its corresponding note to the notes section.
- Applications Circuit; Revised


## Revision C to Revision D

- Minor changes were made to the data sheet style and format to conform to AMD standards.


## Revision D to Revision E

- On pages 17 and 18, $R_{D C 1}$ and $R_{D C 2}$ were switched.


## Revision E to Revision F

- The physical dimension (PLO32) was added to the Physical Dimension section.
- Deleted the Ceramic DIP and Plastic DIP packages and references to them.
- Updated the Pin Description table to correct inconsistencies.


## Revision F to Revision G

- The equation on page 13 was changed:
from:

$$
\begin{array}{ll}
\text { from: } & \mathrm{R}_{\mathrm{RT} 1}=300 \bullet \mathrm{CF} \bullet \frac{\mathrm{~V}_{\mathrm{BAT1}}}{\mathrm{Vbat}-3.5-\left(15 \mu \mathrm{~A} \bullet 300 \bullet \mathrm{CF} \bullet\left(\mathrm{R}_{\mathrm{LRT}}+150+2 \mathrm{R}_{\mathrm{F}}\right)\right.} \bullet\left(\mathrm{R}_{\mathrm{LRT}}+150+2 \mathrm{R}_{\mathrm{F}}\right) \\
\text { to: } & \mathrm{R}_{\mathrm{RT} 1}=320 \bullet \mathrm{CF} \bullet \frac{\mathrm{~V}_{\mathrm{BAT} 1}}{\text { Vbat }-5-\left(24 \mu \mathrm{~A} \bullet 320 \bullet \mathrm{CF} \bullet\left(\mathrm{R}_{\mathrm{LRT}}+150+2 \mathrm{R}_{\mathrm{F}}\right)\right)} \bullet\left(\mathrm{R}_{\mathrm{LRT}}+150+2 \mathrm{R}_{\mathrm{F}}\right)
\end{array}
$$

## AMDi

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability,
fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

## © 1999 Advanced Micro Devices, Inc.

## All rights reserved.

## Trademarks

AMD, the AMD logo, and combinations thereof, and DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

