

Balanced Transformer-less DUAL Amplifier for Audio Use**Description**

The CX20172 is a bipolar IC designed as a BTL (balanced transformer-less) amplifier or a DUAL amplifier which can drive an 8Ω load with one dry cell (1.5 V).

Features

- Operates with one dry cell (operable if Vcc is reduced down to 0.9 V)
- Low power consumption (standard current without signals; 5 mA, 8Ω load, BTL, Vcc=1.25V)
- Large output (BTL: 80 mW/8 Ω, EIAJ;
DUAL: 21 mW/CH, 8 Ω load, EIAJ;
Vcc = 1.5 V for both BTL and DUAL)
- The mode of either BTL amplifier or DUAL amplifier, as well as their gain setting, is selected by combining the IC with external components.
- Muting and power ON/OFF functions incorporated.

Structure


Bipolar silicon monolithic IC

Absolute Maximum Ratings (Ta = 25°C)

• Supply voltage	Vcc	4.5	V
• Operating temperature	Topr	-20 to +75	°C
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	PD	560	mW

Recommended Operating Conditions

• Supply voltage	Vcc	0.9 to 2.2	V
------------------	-----	------------	---

Block Diagram

- 1 -

Pin Description

(Ta = 25°C, Supply voltage: 1.25 V)

No.	Symbol	Description	Standard pin voltage (V)
1	Pre Amp out 2	Pin to be connected with a load resistor in the preceding-stage buffer amplifier of CH2. See the Electrical Test Circuit application circuit of BTL mode, and DUAL mode.	0.7
2	Power ON/OFF	ON/OFF switching pin for the whole of the IC. H: (power supply) IC ON L: (ground) IC OFF (standard internal equivalent circuit)	-
3	IN1	Input pin for CH1. This pin is connected to the ground via a coupling capacitor, the same one as used for the input pin, when the pin is not used as an input pin in the BTL mode. [Standard input resistance: 10 kΩ]	-
4	GND1	Grounding mainly for the preceding stage	-
5	IN2	Input pin for CH2. This pin is connected to the ground via a coupling capacitor, the same one as used for the input pin, when the pin is not used as an input pin in the BTL mode. Standard input resistance: 10 kΩ	0.7
6	REF1	Output pin for internal reference voltage (high impedance) for phase compensation	0.7
7	REF2	Output pin for internal reference voltage (low impedance)	0.7
8	NC		-
9	Vcc	Power supply pin	-
10	OUT2	Output pin for CH2	0.55 (0.74 during MUTE)
11	GND2	Grounding mainly for the output stage	-
12	OUT1	Output pin for CH1	0.55 (0.74 during MUTE)
13	MUTE	Switch pin to activate the MUTE operation H: (power supply) normal operation L: (ground) MUTE (standard internal equivalent circuit)	-
14	Pre Amp out 1	Pin to be connected with a load resistor in the preceding stage buffer amplifier of CH1. See the Electrical Test Circuit application circuit of BTL mode, and DUAL mode.	0.7

Electrical Characteristics


(Ta = 25°C, See the Electrical Characteristics Test Circuit)

No.	Test Item	Symbol	Switches to be set ON	Power Source I/O Conditions		Test Points	Measurement Method and Contents	Min.	Typ.	Max.	Unit	
				Supply Voltage Vcc	Signal Input Vin							
1	Current consumption 1	I _{on}	S5	1.25(V)	1	A METER(DC)	Current consumption in BTL with an 8Ω load and no signal input	2.5	5.0	11.0	mA	
2	Output offset voltage	V _{Δ12}	S7 S6	1	V _{out} (DC)	(CH1 DC output voltage) – (CH2 DC output voltage) – calculated in BTL with an 8Ω load	-30	0	+30	mV		
3	Current consumption 2	I _{off}	S3, S4, S5	2.0(V)	V _{out} (DC)	CH2 DC Output voltage						
4	Gain BTL 1	G _{BTL1}	S1	1.25(V)	Adjustment	A METER(DC)	Current consumptions in Power OFF, MUTE	0	10	/A		
5	Gain BTL 2	G _{BTL2}	S2	0.9(V)	1	V _{in} , V _{out} (AC)	Gain for the output of -20 dBm	23.5	25.5	28.0	dB	
6	ΔGain BTL	ΔG _{BTL}	Arithmetic	—	—	—	ΔG _{BTL} = G _{BTL1} – G _{BTL2}	22.5	24.5	28.0	dB	
7	THD BTL	T _{BTL}	S1	1.25(V)	Adjustment	-10dBm	THD (BTL) for the output of -10 dBm	1.5	2.5	2.5	%	
8	EIAJ maximum output BTL	P _{BTL MAX}	S1	1.5(V)	1	THDI0%	BTL output for the output THD of 10%	70	82		mW	
9	Ripple control voltage BTL	R _{BTL}	—	1.0(V) +(-30dBm)	V _{in} , V _{out} (AC)	Check the PTI output by overlaying the ripple voltage with 1V power supply.		-79	-65	dBm		
10	Noise output voltage BTL	N _{BTL}	—	2.0(V)	V _{out} (AC)	Noise output voltage in BTL with an 8Ω load and no signal input		-80	-75	dBm		
11	Output during MUTE	M _{MUTE}	S1, S4	1.0(V)	-20dBm	V _{out} (AC)	BTL output in the MUTE state	-100			dBm	
12	Gain DUAL	G _{DUAL1} G _{DUAL2}	S1, S7, S8, S9, S10, S11, S12 S2, S6, S8, S9, S10, S11, S12	1.25(V)	Adjustment	-26dBm	CH1 input CH1 output	Gain for individual outputs of -26 dBm, 8Ω load	19.0	21.0	24.0	dB
13	Channel balance	ΔG _{B12}	Arithmetic	—	1	1	CH2 input CH2 output	ΔG _{B12} = G _{B1, L1} – G _{B1, L2}	-1.5	0	+1.5	dB
14	THD DUAL	CH1 CH2	T _{HD} D2	S2, S6, S8, S9, S10, S11, S12	1	1	CH1 input CH1 output	THD for individual outputs of -16 dBm.	0.9	2.5	2.5	%
15	EIAJ maximum output dUAL	CH1 CH2	P _{D1 MAX} P _{D2 MAX}	S1, S7, S8, S9, S10, S11, S12 S2, S6, S8, S9, S10, S11, S12	1.5(V)	1	CH1 input CH1 output	Output for the individual CH THD's of 10%, 8Ω load	16	20		mW
16	Crosstalk between DUAL CH'S	CH1 CH2	C _{TA1B} C _{TA2A}	S1, S6, S8, S9, S10, S11, S12 S2, S7, S8, S9, S10, S11, S12	1.25(V)	Test 17 equivalent to DC in G _{B1, L1} Test 17 equivalent to DC in G _{B1, L2}	C11 input CH2 output	The output level at the CH opposite with the input CH	-51	-45	dB	

* Both signal input Vin and ripple input VRIP are 1 kHz.

* dBm (600 Ω) 0 dBm: 774.6mVrms
 • BPF is set to 400 Hz to 30 kHz for AC measurement.

Electrical Characteristics Test Circuit



Description of Operation

The CX20172 incorporates two buffer amplifiers in the preceding stage and two current input amplifiers in the succeeding stage. Selection between the BTL amplifier and DUAL amplifier is made by altering the method of attaching external components as shown in the Application Circuit.

1. BTL mode (see the BTL mode Application Circuit)

- Items 1 to 11 in the Electrical Characteristics are the characteristics for the BTL mode.
- Input through either IN1 or IN2 results in a reverse-phase output at the output side of the input channel and in the same-phase output at the other, to enable BTL driving of the load between OUT1 and OUT2.
- Ground the unused input pins via a coupling capacitor which is the same one used for the input pin.
- Gain setting can be altered by changing values of external resistors connected between Pre Amplifier out 1 and 2. Gain decreases as a resistor value between Pin 1 and Pin 14 increases. Reducing a resistor value to increase the gain results in larger output offset and current consumption. I/O characteristics, distortion factor and maximum output change according to resistor values. Specify a set value, therefore, in view of input level, output level, distortion and power consumption.
- The value of a phase-compensation capacitor can be altered considerably according to patterns on mounting substrate.

2. Dual mode (see the Dual mode Application Circuit)

- Items 12 to 16 in the Electrical Characteristics are the characteristics for the Dual mode.
- Simultaneous input through IN1 and IN2 results in reverse-phase outputs at both output pins to enable DUAL driving.
- Gain setting can be altered by changing values of external resistors connected between Pre Amplifier out 1 and 2 and REF2, similarly to the BTL mode. Gain decreases as resistor value increases. I/O characteristics, distortion factor and maximum output change according to resistor values. The same consideration as in the BTL mode is, therefore, required. Current consumption has, however, less dependency on the gain than in BTL.
- The value of a phase-compensation capacitor can be altered considerably according to patterns on mounting substrate.


3. Common functions

3.1 REF block

- Circuit block to generate reference voltage.
REF1 (Pin 6) is an output from the block (high impedance). This is reduced in its impedance through the buffer amplifier to generate REF2 (Pin 7).


3.2 Mute, Power ON/OFF block

- Grounding the Mute pin (Pin 13) results in the interrupt of the signal route to generate DC voltage of approx. 700 to 765 mV at both output sides of channel (CH).
- Grounding the Power ON/OFF pin (Pin 2) results in the OFF state of the REF block and the output is grounded.

BTL Mode Application Circuit

Note) Place a decoupling capacitor between V_{CC} and GND as close as possible to V_{CC} and GND2. Assuming this point as the point of power supply or grounding, place (*)-marked components as close as possible.
Values of the decoupling capacitor can be altered according to the pattern layouts.

Dual Mode Application Circuit













* Use tantalum capacitor as a polar capacitor wherever possible.







Note) Notes for the above are almost same as in BTL.

Standard Characteristics

- See "Electrical Characteristics Test Circuit" for the test circuit.
- A resistor between Pin 1 and Pin 14 to determine the gain is of $10 \text{ k}\Omega$, unless otherwise specified.
- Measuring temperature is 25°C , unless otherwise specified.







**BTL mode external resistance —
maximum output between pin 1 and 14**

