



Block Diagram

The LC8220 has three independent buses.



A02758

Pin Assignment



Top view

A02759

LC8220

Pin Functions

Pin No.	Symbol	I/O	Function
1	V _{SS}	—	Ground
2	$\overline{\text{CTLCS}}$	I	Control bus chip select* ²
3	$\overline{\text{CTLRD}}$	I	Control bus read request* ³
4	$\overline{\text{CTLWR}}$	I	Control bus write request* ⁴
5	$\overline{\text{CTLRDY}}$	O	Control bus ready for read/write requests* ⁵
6	$\overline{\text{CTLERR}}$	O	Error interrupt request
7	$\overline{\text{CTLINT}}$	O	Control bus interrupt request
8	CPUCTL	I	Connected CPU type setting for the control bus* ¹
9	CTLSIZE	I	Bus width selection for the control bus (0: 8 bits, 1: 16 bits)
10	V _{DD}	—	+5 V power supply
11	V _{SS}	—	Ground
12	CTLA7	I	Control address bus
13	CTLA6	I	
14	CTLA5	I	
15	CTLA4	I	
16	CTLA3	I	
17	CTLA2	I	
18	CTLA1	I	
19	CTLA0	I	
20	V _{DD}	—	+5 V power supply
21	V _{SS}	—	Ground
22	CTLD15	I/O	Control data bus (D15 to D8 are unused if an 8-bit CPU is used.* ⁷)
23	CTLD14	I/O	
24	CTLD13	I/O	
25	CTLD12	I/O	
26	CTLD11	I/O	
27	CTLD10	I/O	
28	CTLD9	I/O	
29	CTLD8	I/O	
30	V _{DD}	—	+5 V power supply
31	V _{SS}	—	Ground
32	CTLD7	I/O	Control data bus
33	CTLD6	I/O	
34	CTLD5	I/O	
35	CTLD4	I/O	
36	CTLD3	I/O	
37	CTLD2	I/O	
38	CTLD1	I/O	
39	CTLD0	I/O	
40	V _{DD}	—	+5 V power supply
41	V _{SS}	—	Ground
42	CLK	I	System clock
43	CLKSEL	I	Clock divisor selection (0: no divisor, 1: divisor used)* ⁶
44	$\overline{\text{RESET}}$	I	System reset
45	TEST	I	Test mode selection (0: normal operation, 1: test mode)* ⁶
46	TESTOUT	O	Test result output* ⁸
47	MDD10	I/O	Test mode data bus* ⁷
48	MDD9	I/O	
49	MDD8	I/O	
50	V _{DD}	—	+5 V power supply
51	V _{SS}	—	Ground
52	MDD7	I/O	Test mode data bus* ⁷
53	MDD6	I/O	
54	MDD5	I/O	

Continued on next page.

LC8220

Continued from preceding page.

Pin No.	Symbol	I/O	Function
55	MDD4	I/O	Test mode data bus*7
56	MDD3	I/O	
57	MDD2	I/O	
58	MDD1	I/O	
59	MDD0	I/O	
60	V _{DD}	—	+5 V power supply
61	V _{SS}	—	Ground
62	TESTI1	I	Test mode input pins*9
63	TESTI2	I	
64	TESTI3	I	
65	TESTI4	I	
66	TESTI5	I	
67	TESTO1	O	Test mode output pins*8
68	TESTO2	O	
69	TESTI6	I	Test mode input pin*9
70	TESTO3	O	Test mode output pin*8
71	CPUPX	I	Connected CPU type setting for the pixel bus*1
72	PXCS	I	Pixel bus chip select*2
73	PXRD	I	Pixel bus read request*3
74	PXWR	I	Pixel bus write request*4
75	PXRDY	O	Pixel bus ready for read/write requests*5
76	PXINT	O	Pixel bus interrupt request
77	PXRLS	I	Pixel bus interrupt release
78	PXEND	O	Pixel bus last data output indicator
79	(NC)	—	
80	V _{DD}	—	+5 V power supply
81	V _{SS}	—	Ground
82	PXD31	I/O	Pixel data bus (D31 to D16 are unused if a 16-bit CPU is used and D31 to D8 are unused if an 8-bit CPU is used.*7)
83	PXD30	I/O	
84	PXD29	I/O	
85	PXD28	I/O	
86	PXD27	I/O	
87	PXD26	I/O	
88	PXD25	I/O	
89	PXD24	I/O	
90	V _{DD}	—	+5 V power supply
91	V _{SS}	—	Ground
92	PXD23	I/O	Pixel data bus (D31 to D16 are unused if a 16-bit CPU is used and D31 to D8 are unused if an 8-bit CPU is used.*7)
93	PXD22	I/O	
94	PXD21	I/O	
95	PXD20	I/O	
96	PXD19	I/O	
97	PXD18	I/O	
98	PXD17	I/O	
99	PXD16	I/O	
100	V _{DD}	—	+5 V power supply
101	V _{SS}	—	Ground
102	PXD15	I/O	Pixel data bus (D31 to D16 are unused if a 16-bit CPU is used and D31 to D8 are unused if an 8-bit CPU is used.*7)
103	PXD14	I/O	
104	PXD13	I/O	
105	PXD12	I/O	
106	PXD11	I/O	
107	PXD10	I/O	
108	PXD9	I/O	
109	PXD8	I/O	

Continued on next page.

LC8220

Continued from preceding page.

Pin No.	Symbol	I/O	Function
110	V _{DD}	—	+5 V power supply
111	V _{SS}	—	Ground
112	PXD7	I/O	Pixel data bus
113	PXD6	I/O	
114	PXD5	I/O	
115	PXD4	I/O	
116	PXD3	I/O	
117	PXD2	I/O	
118	PXD1	I/O	
119	PXD0	I/O	
120	V _{DD}	—	+5 V power supply
121	V _{SS}	—	Ground
122	PXSIZE0	I	Bus width selection for the pixel bus (PXSIZE [1,0] = 00: 8 bits, 01: 16 bits, 1*: 32 bits)
123	PXSIZE1	I	
124	(NC)	—	
125	$\overline{\text{CDCS}}$	I	Code bus chip select*2
126	$\overline{\text{CDRD}}$	I	Code bus read request*3
127	$\overline{\text{CDWR}}$	I	Code bus write request*4
128	$\overline{\text{CDRDY}}$	O	Code bus ready for read/write requests*5
129	$\overline{\text{CDINT}}$	O	Code bus interrupt request
130	$\overline{\text{CDRLS}}$	I	Code bus interrupt release
131	$\overline{\text{CDEND}}$	O	Code bus last data output
132	$\overline{\text{CDFLSH}}$	I	Code bus forcible buffer flush
133	(NC)	—	
134	(NC)	—	
135	(NC)	—	
136	(NC)	—	
137	(NC)	—	
138	CPUCD	I	Connected CPU type setting for the code bus*1
139	CDSIZE	I	Bus width setting for the code bus (0: 8 bits, 1: 16 bits)
140	V _{DD}	—	+5 V power supply
141	V _{SS}	—	Ground
142	CDD15	I/O	Code data bus (D15 to D8 are unused if an 8-bit CPU is used.*7)
143	CDD14	I/O	
144	CDD13	I/O	
145	CDD12	I/O	
146	CDD11	I/O	
147	CDD10	I/O	
148	CDD9	I/O	
149	CDD8	I/O	
150	V _{DD}	—	+5 V power supply
151	V _{SS}	—	Ground
152	CDD7	I/O	Code data bus
153	CDD6	I/O	
154	CDD5	I/O	
155	CDD4	I/O	
156	CDD3	I/O	
157	CDD2	I/O	
158	CDD1	I/O	
159	CDD0	I/O	
160	V _{DD}	—	+5 V power supply

Note 1, 2, 3, 4, 5: These items are related to the CPU type.

- 6: Connect to V_{SS} (ground).
- 7: Must be pulled up.
- 8: These are NC pins.
- 9: Connect to V_{DD}.

	Z**CS ²	Z**RD ³	Z**WR ⁴	Z**RDY ⁵
8086 family CPU (CPU = 1)	$\overline{\text{CS}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{RDY}}$
68000 family CPU (CPU = 0)	$\overline{\text{AS}}$	$\overline{\text{R/W}}$	$\overline{\text{DS}}$	$\overline{\text{ACK}}$

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $\text{GND} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$		-0.3 to +7.0	V
I/O voltages	V_I, V_O		-0.3 to $V_{DD} + 0.3$	V
Operating temperature	T_{opr}		-30 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^\circ\text{C}$
Soldering temperature		Hand soldering: 3 seconds	350	$^\circ\text{C}$
		Reflow soldering: 10 seconds	235	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = -30\text{ to }+70^\circ\text{C}$, $\text{GND} = 0\text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V_{DD}		4.5		5.5	V
Input voltage	V_{IN}		0		V_{DD}	V


DC Characteristics at $T_a = -30\text{ to }+70^\circ\text{C}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}$, $\text{GND} = 0\text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	V_{IH}	TTL compatible: $\overline{\text{CTLCS}}$, $\overline{\text{CTLRD}}$, $\overline{\text{CTLWR}}$, $\overline{\text{CPUCTL}}$, $\overline{\text{CTLSIZE}}$, $\overline{\text{CTLA7}}$ to $\overline{\text{CTLA0}}$, $\overline{\text{CLKSEL}}$, $\overline{\text{RESET}}$, $\overline{\text{TEST}}$, $\overline{\text{CTLD15}}$ to $\overline{\text{CTLD0}}$	2.2			V
Input low level voltage	V_{IL}	TTL compatible: $\overline{\text{CPUPX}}$, $\overline{\text{PXCS}}$, $\overline{\text{PXRDR}}$, $\overline{\text{PXWR}}$, $\overline{\text{PXD31}}$ to $\overline{\text{PXD0}}$, $\overline{\text{PXRLS}}$, $\overline{\text{PXSIZEO}}$			0.8	V
Input leakage current	I_L	$\overline{\text{PXSIZEO}}$, $\overline{\text{CDCS}}$, $\overline{\text{CDRD}}$, $\overline{\text{CDWR}}$, $\overline{\text{CDRLS}}$, $\overline{\text{CDFLSH}}$, $\overline{\text{CPUCD}}$, $\overline{\text{CDSIZE}}$, $\overline{\text{CDD15}}$ to $\overline{\text{CDD0}}$	-10		+10	μA
Output high level voltage	V_{OH}	$I_{OH} = -3\text{ mA}$, TTL compatible: $\overline{\text{CTLRDY}}$, $\overline{\text{CTLERR}}$, $\overline{\text{CTLINT}}$, $\overline{\text{TESTOUT}}$, $\overline{\text{CTLD15}}$ to $\overline{\text{CTLD0}}$, $\overline{\text{PXRDY}}$, $\overline{\text{PXINT}}$, $\overline{\text{PXEND}}$, $\overline{\text{PXD31}}$ to $\overline{\text{PXD0}}$, $\overline{\text{CDRDY}}$, $\overline{\text{CDINT}}$, $\overline{\text{CDEND}}$, $\overline{\text{CDD15}}$ to $\overline{\text{CDD0}}$	$V_{DD} - 2.1$			V
Output low level voltage	V_{OL}	$I_{OH} = -3\text{ mA}$, TTL compatible: $\overline{\text{CTLRDY}}$, $\overline{\text{CTLERR}}$, $\overline{\text{CTLINT}}$, $\overline{\text{TESTOUT}}$, $\overline{\text{CTLD15}}$ to $\overline{\text{CTLD0}}$, $\overline{\text{PXRDY}}$, $\overline{\text{PXINT}}$, $\overline{\text{PXEND}}$, $\overline{\text{PXD31}}$ to $\overline{\text{PXD0}}$, $\overline{\text{CDRDY}}$, $\overline{\text{CDINT}}$, $\overline{\text{CDEND}}$, $\overline{\text{CDD15}}$ to $\overline{\text{CDD0}}$			0.4	V
Output leakage current	I_{OZ}	For high impedance outputs: $\overline{\text{CTLD15}}$ to $\overline{\text{CTLD0}}$, $\overline{\text{PXD31}}$ to $\overline{\text{PXD0}}$, $\overline{\text{CDD15}}$ to $\overline{\text{CDD0}}$	-10		+10	μA
Oscillator frequency	f_{osc}	CLK			16.67	MHz
Current drain	I_{DD}	$V_{DD} = 5.0\text{ V}$		145		mA


AC Characteristics

Code Bus Interface Timing

Code Bus Read Cycle




Code Bus Read Cycle (type 1)




Code Bus Read Cycle (type 2)

	Item	Minimum	Maximum	Unit
t1	Read signal assert setup time (referenced to CLK)	8		ns
t2	Read signal assert hold time (referenced to CLK)	15		ns
t3	Chip select stabilization time (referenced to the read signal)	0		ns
t4	Chip select hold time (referenced to the read signal)	0		ns
t5	Ready signal response delay time (referenced to the read signal)		$T + t1 + 20$	ns
t6	Ready signal release delay time (referenced to the read signal)		$t7 + 27$	ns
t7	Read signal negate setup time (referenced to CLK)	8		ns
t8	Read signal negate hold time (referenced to CLK)	15		ns
t9	Data output delay time (referenced to the ready signal)		15	ns
t10	Data output hold time (referenced to the read signal)		$t7 + 15$	ns
T	Clock period	60		ns

Code Bus Write Cycle



Code Bus Write Cycle (type 1)




Code Bus Write Cycle (type 2)


	Item	Minimum	Maximum	Unit
t1	Write signal assert setup time (referenced to CLK)	8		ns
t2	Write signal assert hold time (referenced to CLK)	15		ns
t3	Chip select stabilization time (referenced to the write signal)	0		ns
t4	Chip select hold time (referenced to the write signal)	0		ns
t5	Write cycle selection signal stabilization time (referenced to the write signal)	0		ns
t6	Write cycle selection signal hold time (referenced to the write signal)	0		ns
t7	Ready signal response delay time (referenced to the write signal)		$T + t1 + 20$	ns
t8	Ready signal release delay time (referenced to the write signal)		$t9 + 27$	ns
t9	Write signal negate setup time (referenced to CLK)	8		ns
t10	Write signal negate hold time (referenced to CLK)	15		ns
t11	Data setup time (referenced to the ready signal)	45		ns
t12	Data hold time (referenced to the ready signal)	15		ns
T	Clock period	60		ns

Pixel Bus Interface Timing

Pixel Bus Read Cycle




Pixel Bus Read Cycle (type 1)




Pixel Bus Read Cycle (type 2)

	Item	Minimum	Maximum	Unit
t1	Read signal assert setup time (referenced to CLK)	8		ns
t2	Read signal assert hold time (referenced to CLK)	15		ns
t3	Chip select stabilization time (referenced to the read signal)	5		ns
t4	Chip select hold time (referenced to the read signal)	5		ns
t5	Ready signal response delay time (referenced to the read signal)		$T + t1 + 20$	ns
t6	Ready signal release delay time (referenced to the read signal)		$t7 + 28$	ns
t7	Read signal negate setup time (referenced to CLK)	8		ns
t8	Read signal negate hold time (referenced to CLK)	15		ns
t9	Data output delay time (referenced to the ready signal)		15	ns
t10	Data output hold time (referenced to the read signal)		$t7 + 18$	ns
T	Clock period	60		ns

Pixel Bus Write Cycle



Pixel Bus Write Cycle (type 1)




Pixel Bus Write Cycle (type 2)

	Item	Minimum	Maximum	Unit
t1	Write signal assert setup time (referenced to CLK)	8		ns
t2	Write signal assert hold time (referenced to CLK)	15		ns
t3	Chip select stabilization time (referenced to the write signal)	5		ns
t4	Chip select hold time (referenced to the write signal)	5		ns
t5	Write cycle selection signal stabilization time (referenced to the write signal)	5		ns
t6	Write cycle selection signal hold time (referenced to the write signal)	5		ns
t7	Ready signal response delay time (referenced to the write signal)		T + t1 + 20	ns
t8	Ready signal release delay time (referenced to the write signal)		t9 + 28	ns
t9	Write signal negate setup time (referenced to CLK)	8		ns
t10	Write signal negate hold time (referenced to CLK)	15		ns
t11	Data setup time (referenced to the ready signal)	60		ns
t12	Data hold time (referenced to the ready signal)	20		ns
T	Clock period	60		ns

LC8220


Control Bus Interface Timing

Control Bus Read Cycle



A02768

Control Bus Register Read Cycle (type 1)




A02769

Control Bus Register Read Cycle (type 2)


	Item	Minimum	Maximum	Unit
t1	Read signal assert setup time (referenced to CLK)	10		ns
t2	Read signal assert hold time (referenced to CLK)	15		ns
t3	Chip select stabilization time (referenced to the read signal)	10		ns
t4	Chip select hold time (referenced to the read signal)	15		ns
t5	Address stabilization time (referenced to the read signal)	0		ns
t6	Address hold time (referenced to the read signal)	5		ns
t7	Ready signal response delay time (referenced to the read signal)		$T + t1 + 24$	ns
t8	Ready signal release delay time (referenced to the read signal)		$t9 + 30$	ns
t9	Read signal negate setup time (referenced to CLK)	12		ns
t10	Read signal negate hold time (referenced to CLK)	15		ns
t11	Data output delay time (referenced to the ready signal)		0	ns
t12	Data output hold time (referenced to the read signal)		$t9 + 30$	ns
T	Clock period	60		ns

Control Bus Write Cycle



A02770

Control Bus Register Write Cycle (type 1)




A02771

Control Bus Register Write Cycle (type 2)

	Item	Minimum	Maximum	Unit
t1	Write signal assert setup time (referenced to CLK)	12		ns
t2	Write signal assert hold time (referenced to CLK)	15		ns
t3	Chip select stabilization time (referenced to the write signal)	10		ns
t4	Chip select hold time (referenced to the write signal)	15		ns
t5	Write cycle selection signal stabilization time (referenced to the write signal)	10		ns
t6	Write cycle selection signal hold time (referenced to the write signal)	10		ns
t7	Address stabilization time (referenced to the write signal)	0		ns
t8	Address hold time (referenced to the write signal)	5		ns
t9	Ready signal response delay time (referenced to the write signal)		T + t1 + 24	ns
t10	Ready signal release delay time (referenced to the write signal)		t11 + 32	ns
t11	Write signal negate setup time (referenced to CLK)	5		ns
t12	Write signal negate hold time (referenced to CLK)	15		ns
t13	Data setup time (referenced to the ready signal)	60		ns
t14	Data hold time (referenced to the ready signal)	20		ns
T	Clock period	60		ns

Hardware Reset Timing



A02772

Hardware Reset Timing

	Item	Minimum	Maximum	Unit
t1	Reset signal pulse width	2T		ns
t2	LSI access disabled time	5T		ns
T	Clock period	60		ns

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

■ Anyone purchasing any products described or contained herein for an above-mentioned use shall:

- ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.