MEMORY

CMOS 256K × 16 BIT HYPER PAGE MODE DYNAMIC RAM

MB814265-60/-70

CMOS 262,144 × 16 BIT Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814265 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB814265 features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 512 ×16-bits of data within the same row than the fast page mode. The MB814265-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB814265 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

■ PRODUCT LINE & FEATURES

| Parameter | MB814265-60 | MB814265-70 |
|---|---------------------------|------------------------|
| RAS Access Time | 60 ns max. | 70 ns max. |
| CAS Access Time | 20 ns max. | 20 ns max. |
| Address Access Time | 30 ns max. | 35 ns max. |
| Random Cycle Time | 104 ns max. | 119 ns min. |
| Hyper Page Mode Cycle Time | 25 ns min. | 30 ns min. |
| Low Power Dissipation Operating current | 523 mW max. | 462 mW max. |
| Standby current | 11 mW max. (TTL level)/5. | 5 mW max. (CMOS level) |

- 262,144 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- · All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- 9 rows × 9 columns, addressing scheme
- Early Write or OE controlled Write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-------------------|--------------|------|
| Voltage at any pin relative to Vss | Vin, Vout | -0.5 to +7.0 | V |
| Voltage of Vcc supply relative to Vss | Vcc | -0.5 to +7.0 | V |
| Power Dissipation | Po | 1.0 | W |
| Short Circuit Output Current | louт | -50 to +50 | mA |
| Storage Temperature | Тѕтс | -55 to +125 | °C |
| Temperature under Bias | T _{BIAS} | 0 to 70 | °C |


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE



Package and Ordering Information

- 40-pin plastic (400 mil) SOJ, order as MB814265-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814265-xxPFTN





■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance, A₀ toA₃ | C _{IN1} | _ | 5 | pF |
| Input Capacitance, RAS, LCAS, UCAS, WE, OE | C _{IN2} | _ | 7 | pF |
| Input/Output Capacitance, DQ1 to DQ16 | Сра | _ | 7 | pF |

■ PIN ASSIGNMENTS AND DESCRIPTIONS





| Designator | Function | | | | |
|-------------|--|--|--|--|--|
| A₀ to A₃ | Address inputs row : A_0 to A_8 column : A_0 to A_8 refresh : A_0 to A_8 | | | | |
| RAS | Row address strobe | | | | |
| <u>LCAS</u> | Lower column address strobe | | | | |
| UCAS | Upper column address strobe | | | | |
| WE | Write enable | | | | |
| ŌĒ | Output enable | | | | |
| DQ1 to DQ16 | Data Input/Output | | | | |
| Vcc | +5.0 volt power supply | | | | |
| Vss | Circuit ground | | | | |
| N.C. | No connection | | | | |

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Min. | Тур. | Max. | Unit | Ambient Operating Temp. |
|--------------------------------|-------|-------------|------|------|------|------|----------------------------|
| Supply Voltage | | V cc | 4.5 | 5.0 | 5.5 | V | |
| Supply voltage | | Vss | 0 | 0 | 0 | V | |
| Input High Voltage, all inputs | 1 | VIH | 2.4 | | 6.5 | ٧ | 0°C to +70°C |
| Input Low Voltage, all inputs* | 1 | VIL | -0.3 | _ | 0.8 | ٧ | |

^{* :} Undershoots of up to –2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits (A_0 to A_8) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, nine row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{LCAS} / \overline{UCAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ₁-DQ₈ is strobed by \overline{LCAS} and DQ₉-DQ₁₆ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before \overline{LCAS} / \overline{UCAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{LCAS} / \overline{UCAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac : from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tach is greater than tach (max).

taa : from column address input when tRAD is greater than tRAD (max), and tROD (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, toac, or taa.

toez: from \overline{OE} inactive.

toff : from CAS inactive while RAS inactive.

toff : from RAS inactive while CAS inactive.

twez : from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 512×16 -bits can be accessed and, when multiple MB814265s are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 3

| Dougmatou | Notes | Cymphol | Conditions | Va | lue | Unit |
|----------------------------------|-------------|------------------|--|------|------|----------|
| Parameter | Notes | Symbol | Conditions | Min. | Max. | Unit |
| Output high voltage | 1 | V oн | Iон = −5.0 mA | 2.4 | _ | \ |
| Output low voltage | 1 | Vol | IoL = +4.2 mA | _ | 0.4 | V |
| Input leakage current (a | ny input) | lı(L) | $\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}; \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$ | -10 | 10 | μА |
| Output leakage current | | IDQ(L) | 0 V ≤ Vouт ≤ 5.5 V; Data out disabled | -10 | 10 | |
| Operating current | MB814265-60 | Icc ₁ | RAS, LCAS & UCAS cycling; | | 95 | |
| (Average power supply current) 2 | MB814265-70 | | tac = min | _ | 84 | mA |
| Standby current | | | RAS = LCAS = UCAS = VIH | | 2.0 | A |
| (Power supply current) | CMOS level | lcc ₂ | $\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge V cc -0.2 V$ | _ | 1.0 | mA |
| Refresh current #1 | MB814265-60 | _ | LCAS = UCAS = V _H , RAS cycling; | | 95 | _ |
| (Average power supply current) 2 | MB814265-70 | Іссз | trc = min | _ | 84 | mA |
| Hyper page mode | MB814265-60 | Icc4 | RAS = V _{IL} , LCAS / UCAS cycling; | | 95 | |
| current 2 | MB814265-70 | ICC4 | thpc = min | | 84 | mA |
| Refresh current #2 | MB814265-60 | | RAS cycling; | | 95 | |
| (Average power supply current) 2 | MB814265-70 | Icc5 | CAS-before-RAS; trc = min | _ | 84 | mA |

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| NI - | B | | 0 | MB814 | 265-60 | MB814 | 265-70 | Unit |
|------|--|----------------------------|--------------|-------|--------|-------|--------|------|
| No. | Parameter N | lotes | Symbol | Min. | Max. | Min. | Max. | Unit |
| 1 | Time Between Refresh | | tref | _ | 8.2 | _ | 8.2 | ms |
| 2 | Random Read/Write Cycle Time | | t RC | 104 | _ | 119 | _ | ns |
| 3 | Read-Modify-Write Cycle Time | ad-Modify-Write Cycle Time | | | | 158 | _ | ns |
| 4 | Access Time from RAS | 6, 9 | trac | _ | 60 | | 70 | ns |
| 5 | Access Time from CAS | 7, 9 | tcac | _ | 20 | | 20 | ns |
| 6 | Column Address Access Time | 8, 9 | taa | _ | 30 | _ | 35 | ns |
| 7 | Output Hold Time | | t oн | 5 | _ | 5 | | ns |
| 8 | Output Hold Time from CAS | | t онс | 5 | _ | 5 | _ | ns |
| 9 | Output Buffer Turn On Delay Time | | t on | 0 | _ | 0 | _ | ns |
| 10 | Output Buffer Turn Off Delay Time | 10 | t off | _ | 15 | _ | 15 | ns |
| 11 | Output Buffer Turn Off Delay Time from \overline{R} | AS | t ofr | | 15 | | 15 | ns |
| 12 | Output Buffer Turn Off Delay Time from $\overline{\mathbf{W}}$ | / Ε | twez | _ | 15 | _ | 15 | ns |
| 13 | Transition Time | | t⊤ | 1 | 50 | 1 | 50 | ns |
| 14 | RAS Precharge Time | | t RP | 40 | _ | 45 | _ | ns |
| 15 | RAS Pulse Width | | tras | 60 | 100000 | 70 | 100000 | ns |
| 16 | RAS Hold Time | | t rsh | 20 | _ | 20 | | ns |
| 17 | CAS to RAS Precharge Time | 21 | tcrp | 0 | _ | 0 | _ | ns |
| 18 | RAS to CAS Delay Time | , 12, 22 | trco | 14 | 40 | 14 | 50 | ns |
| 19 | CAS Pulse Width | | tcas | 10 | _ | 10 | _ | ns |
| 20 | CAS Hold Time | | t csH | 40 | _ | 50 | _ | ns |
| 21 | CAS Precharge Time (Normal) | 19 | t CPN | 10 | _ | 10 | _ | ns |
| 22 | Row Address Set Up Time | | tasr | 0 | _ | 0 | _ | ns |
| 23 | Row Address Hold Time | | trah | 10 | _ | 10 | _ | ns |
| 24 | Column Address Set Up Time | | tasc | 0 | _ | 0 | _ | ns |
| 25 | Column Address Hold Time | | t cah | 10 | _ | 10 | _ | ns |
| 26 | RAS to Column Address Delay Time | 13 | trad | 12 | 30 | 12 | 35 | ns |
| 27 | Column Address to RAS Lead Time | | tral | 30 | _ | 35 | _ | ns |
| 28 | Column Address to CAS Lead Time | | t cal | 23 | _ | 28 | _ | ns |
| 29 | Read Command Set Up Time | | trcs | 0 | _ | 0 | | ns |
| 30 | Read Command Hold Time Referenced to RAS | 14 | t rrh | 0 | _ | 0 | _ | ns |
| 31 | Read Command Hold Time Referenced to CAS | 14 | t rch | 0 | _ | 0 | _ | ns |

■ AC CHARACTERISTICS (Continued)
(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| | commended operating conditions | | J | | <u>, </u> | Notes 3 | | |
|-----|--|--------------|---------------|------|--|---------|---------|------|
| No. | Parameter I | Notes | Symbol | | 1265-60 | | 1265-70 | Unit |
| | | | , | Min. | Max. | Min. | Max. | |
| 32 | Write Command Set Up Time | twcs | 0 | _ | 0 | _ | ns | |
| 33 | Write Command Hold Time | | twcн | 10 | _ | 10 | _ | ns |
| 34 | WE Pulse Width | tw₽ | 10 | _ | 10 | _ | ns | |
| 35 | Write Command to RAS Lead Time | | trwL | 15 | _ | 20 | _ | ns |
| 36 | Write Command to CAS Lead Time | | t cwL | 10 | _ | 10 | _ | ns |
| 37 | DIN Set Up Time | | t os | 0 | _ | 0 | _ | ns |
| 38 | DIN Hold Time | | t dh | 10 | _ | 10 | _ | ns |
| 39 | RAS to WE Delay Time | | trwd | 77 | _ | 87 | _ | ns |
| 40 | CAS to WE Delay Time | | tcwp | 37 | _ | 37 | _ | ns |
| 41 | Column Address to WE Delay Time | | tawd | 47 | _ | 52 | _ | ns |
| 42 | RAS Precharge Time to CAS Active Time (Refresh Cycles) | е | t RPC | 10 | _ | 10 | _ | ns |
| 43 | CAS Set Up Time for CAS-before-RAS F | Refresh | tcsr | 0 | _ | 0 | _ | ns |
| 44 | CAS Hold Time for CAS-before-RAS Ref | t chr | 10 | _ | 10 | _ | ns | |
| 45 | Access Time from OE | 9 | t oea | _ | 20 | _ | 20 | ns |
| 46 | Output Buffer Turn Off Delay from OE | 10 | t oez | _ | 15 | _ | 15 | ns |
| 47 | OE to RAS Lead Time for Valid Data | | t oel | 10 | _ | 10 | _ | ns |
| 48 | OE to CAS Lead Time | | tcol | 5 | _ | 5 | _ | ns |
| 49 | OE Hold Time Referenced to WE | 16 | t oeh | 0 | _ | 0 | _ | ns |
| 50 | OE to Data in Delay Time | | t oed | 15 | _ | 15 | _ | ns |
| 51 | DIN to CAS Delay Time | 17 | t DZC | 0 | _ | 0 | _ | ns |
| 52 | DIN to OE Delay Time | 17 | t DZO | 0 | _ | 0 | _ | ns |
| 53 | CAS to Data in Delay Time | | tcdd | 15 | _ | 15 | _ | ns |
| 54 | RAS to Data in Delay Time | | t RDD | 15 | _ | 15 | _ | ns |
| 55 | Column Address Hold Time from RAS | | tar | 26 | _ | 26 | _ | ns |
| 56 | Write Command Hold Time from RAS | | twcr | 24 | _ | 24 | _ | ns |
| 57 | DIN Hold Time Referenced to RAS | | t dhr | 24 | _ | 24 | _ | ns |
| 58 | OE Precharge Time | | t oep | 10 | _ | 10 | _ | ns |
| 59 | OE Hold Time Referenced to CAS | | t oech | 10 | _ | 10 | _ | ns |
| 60 | WE Precharge Time | | twpz | 10 | _ | 10 | _ | ns |
| 61 | WE to Data in Delay Time | | twed | 15 | _ | 15 | _ | ns |
| 62 | Hyper Page Mode RAS Pulse Width | | t rasp | 60 | 200000 | 70 | 200000 | ns |
| | | | | | | | | |

■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5


| No. | Parameter Notes | Symbol | MB814 | 265-60 | MB814 | 265-70 | Unit |
|------|--|------------------------|-------|--------|-------|--------|------|
| 140. | Farameter Notes | Syllibol | Min. | Max. | Min. | Max. | |
| 63 | Hyper Page Mode Read/Write Cycle Time | t HPC | 25 | _ | 30 | _ | ns |
| 64 | Hyper Page Mode Read-Modify-Write Cycle Time | thprwc | 66 | _ | 71 | | ns |
| 65 | Access Time from CAS Precharge 9, 18 | t CPA | | 35 | _ | 40 | ns |
| 66 | Hyper Page Mode CAS Pulse Width | t cp | 10 | _ | 10 | | ns |
| 67 | Hyper Page Mode RAS Hold Time from CAS Precharge | t rhcp | 35 | _ | 40 | _ | ns |
| 68 | Hyper Page Mode CAS Precharge to WE Delay Time | t cp w D | 52 | _ | 57 | _ | |

- Notes: 1. Referenced to Vss. To all Vcc (Vss) pins, the same supply voltage should be applied.
 - 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

lcc depends on the number of address change as $\overline{RAS} = V_{\parallel}$ and $\overline{UCAS} = V_{\parallel}$, $\overline{LCAS} = V_{\parallel}$, $V_{\parallel} > -0.3 \text{ V}$. lcc1, lcc3 and lcc5 are specified at one time of address change during RAS = V_{II} and UCAS = V_{II}. LCAS

lcc4 is specified at one time of address change during one Page cycle.

- 3. An initial pause ($\overline{RAS} = \overline{CAS} = V_{H}$) of 200 µs is required after power-up followed by any eight \overline{RAS} only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. V_{III} (min) and V_{II} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_H (min) and V_L (max).
- 6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trop exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trop \ge trop (max)$, $trap \ge trap (max)$, and $tasp \ge trap trape (max)$, and $tasp \ge trape trape (max)$.
- 8. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. tope and tope are specified that output buffer change to high impedance state.
- 11. Operation within the troo (max) limit ensures that trac (max) can be met. troo (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by teac or taa.
- 12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the trad (max) limit ensures that trad (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by teac or taa.
- 14. Either trrh or trich must be satisfied for a read cycle.
- 15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twos < twos (min).
- 17. Either tozo or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS) and LCAS from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
- 19. Assumes that CAS-before-RAS refresh.
- 20. The last CAS rising edge.
- 21. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

| | | Clo | ock Inj | put | | Add | ress | Input/Output Data | | | | | |
|-------------------------------------|-----|-------------|-------------|------|-----|-------|--------|---------------------|--------------------------|---------------------|--------------------------|---------|-----------------------------|
| Operation Mode | RAS | LCAS | UCAS | WE | ŌĒ | Row | Column | DQ₁ t | o DQs | DQ ₉ to | o DQ ₁₆ | Refresh | Note |
| | nas | LUAS | UCAS | AA C | OE | now | Column | Input | Output | Input | Output | | |
| Standby | Н | Н | Н | Х | Х | _ | _ | | High-Z | _ | High-Z | _ | |
| Read Cycle | L | L H L | H L L | Н | L | Valid | Valid | _ | Valid High-Z Valid | _ | High-Z Valid Valid | Yes* | tncs ≥ tncs (min) |
| Write Cycle (Early Write) | L | L H L | H L L | L | х | Valid | Valid | Valid — Valid | High-Z | — Valid Valid | High-Z | Yes* | twcs ≥ twcs (min) |
| Read-Modify- Write Cycle | L | L H L | H L L | H→L | L→H | Valid | Valid | Valid — Valid | Valid High-Z Valid | — Valid Valid | High-Z Valid Valid | Yes* | |
| RAS-only Refresh Cycle | L | н | Н | х | х | Valid | _ | _ | High-Z | _ | High-Z | Yes | |
| CAS-before- RAS Refresh Cycle | L | L | L | Х | х | _ | _ | _ | High-Z | _ | High-Z | Yes | tcsn ≥ tcsn (min) |
| Hidden Refresh Cycle | H→L | L H L | H L L | Н | L | _ | _ | | Valid High-Z Valid | | High-Z Valid Valid | Yes | Previous data is kept |

Note: X; "H" or "L"

* ; It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the RAS and LCAS or UCAS address strobes and with WE set to a High level and $\overline{\text{OE}}$ set to a Low level, the output is valid once the memory access time has elapsed. DQ8-DQ16 pins is valid when RAS and CAS are High or until $\overline{\text{OE}}$ goes High. The access time is determined by $\overline{\text{RAS}}$ (trac), $\overline{\text{LCAS}}$ /UCAS(tcac), $\overline{\text{OE}}$ (toea) or column addresses (tAA) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If \overline{OE} is brought Low after trac, tcac, or tax (whichever occurs later), access time = toex.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.































Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.



A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method to verify the functionality of \overline{CAS} -before- \overline{RAS} refresh circuitry. After a \overline{CAS} -before- \overline{RAS} refresh cycle, if \overline{LCAS} or \overline{UCAS} makes a transition from High to Low while \overline{RAS} is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits Ao through As are defined by the on-chip refresh counter.

Column Address: Bits Ao through Ao are defined by latching levels on Ao-Ao at the second falling edge of LCAS or UCAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

| No. | Parameter | Symbol | Symbol MB814265-60 | | MB814 | | |
|-----|-------------------------|---------------|--------------------|------|-------|------|------|
| | i didilicici | Syllibol | Min. | Max. | Min. | Max. | Unit |
| 90 | Access Time from CAS | tFCAC | 1 | 55 | _ | 55 | μs |
| 91 | Column Adress Hold Time | tFCAH | 30 | _ | 30 | _ | ns |
| 92 | CAS to WE Delay Time | trowd | 80 | _ | 80 | _ | ns |
| 93 | CAS Pulse Width | trcas | 55 | _ | 55 | _ | μs |
| 94 | RAS Hold Time | trrsh | 55 | _ | 55 | _ | ns |
| 95 | CAS Hold Time | t FCSH | 85 | _ | 85 | _ | ns |

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

■ PACKAGE DIMENSIONS

(Suffix:-PJ)



■ PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTN)

