



T-46-23-12

UM6116-2/-3 Series**2K × 8 CMOS SRAM****Features**



- Single +5 volt power supply
- Access times: 90/120 ns (max.)
- Current:
 - for UM6116-3/-3T Operating: 100 mA (max.)
Standby: 100 μ A (max.)
 - for UM6116-2/-2T Operating: 100 mA (max.)
Standby: 50 μ A (max.)
 - for UM6116-3L/-2L/-3LT/-2LT
Operating: 50 mA (max.)
Standby: 1 μ A (max.)
- Fully static operation, no clock or refreshing required
- Directly TTL compatible: All inputs and outputs

- Common I/O using three-state output
- Pin compatible with standard 16K EPROM/Mask ROM
- UM6116-2/-3 is the standard version of UM6116-2/-3 series
- UM6116-2L/-3L is the low power version of UM6116-2/-3 series
- UM6116-2T/-3T is the wide temperature version of UM6116-2/-3 series
- UM6116-2LT/-3LT is the low power, wide temperature version of UM6116-2/-3 series
- Available in 24 pin DIP, SOP, or Skinny DIP packages (See ordering information)

Standard
SRAM**General Description**

The UM6116-2/-3 series is a 16,384-bit static random access memory organized as 2,048 words by 8 bits and operates on a single 5-volt supply. It is built with UMC's high performance CMOS process. Six-transistor full CMOS me-

memory cell provides low standby current and high reliability. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Pin Configuration**Block Diagram**



T-46-23-12

UM6116-2/-3 Series

Pin Description

Designation	Description
A ₀ – A ₁₀	Address Input
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{CS}$	Chip Select
I/O ₁ – I/O ₈	Data Input/Output
V _{CC}	Power Supply (+5V)
GND	Ground

Recommended DC Operating Conditions

(T_A = 0°C to 70°C for UM6116-2/-3, UM6116-2L/-3L
T_A = -40°C to 85°C for UM6116-2T/-3T, UM6116-2LT/-3LT)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	V _{CC} +0.5V	V
V _{IL}	Input Low Voltage	-0.3	0	0.8	V
C _L	Output Load	—	—	100	pF
TTL	Output Load	—	—	1	—

Absolute Maximum Ratings *

V_{CC} to GND -0.5V to +7.0V
IN, IN/OUT Volt to GND -0.5V to V_{CC} +0.5V
Operating Temperature, T_{opr} ... 0°C to +70°C (Note 1)
Storage Temperature, T_{stg} -55°C to +125°C
Temperature Under Bias, T_{bias} ... -10°C to +85°C (Note 1)
Power Dissipation, P_T 1.0W/SOP 0.7W
Soldering temp. & time 260°C, 10 sec

Note 1: for UM6116-2T/-3T, UM6116-2LT/-3LT
T_{opr}: -40°C to 85°C, T_{bias}: -50°C to 95°C

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%, GND = 0V, T_A = -40°C to 85°C for T version)

Symbol	Item	UM6116-3/ UM6116-3T		UM6116-2/ UM6116-2T		UM6116-3L/ UM6116-2L, UM6116-3LT/ UM6116-2LT		Unit	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
I _{LI}	Input Leakage Current	—	10	—	10	—	1	μA	V _{IN} = GND to V _{CC}
I _{LO}	Output Leakage Current	—	10	—	10	—	1	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, V _{I/O} = GND to V _{CC}
I _{CC}	Active Power Supply Current	—	100	—	100	—	50	mA	$\overline{CS} = V_{IL}$, I _{I/O} = 0 mA
I _{CC1}	Dynamic Operating Current	—	100	—	100	—	50	mA	Min. Cycle, duty = 100%, $\overline{CS} = V_{IL}$, I _{I/O} = 0 mA
I _{SB}	Standby Power Supply Current	—	1	—	1	—	1	mA	$\overline{CS} = V_{IH}$
I _{SB1}		—	100	—	50	—	1	μA	$\overline{CS} \geq V_{CC} - 0.2V$, V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$
V _{OL}	Output Low Voltage	—	0.4	—	0.4	—	0.4	V	I _{OL} = 4 mA
V _{OH}	Output High Voltage	2.4	—	2.4	—	2.4	—	V	I _{OH} = -1.0 mA



T-46-23-12
UM6116-2/-3 Series

Truth Table

Mode*	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	I/O Operation	Supply Current
Standby	H	X	X	High Z	I_{SB}, I_{SB1}
Output Disabled	L	H	H	High Z	I_{CC}, I_{CC1}
Read	L	L	H	D_{OUT}	I_{CC}, I_{CC1}
Write	L	X	L	D_{IN}	I_{CC}, I_{CC1}

Note: X:H or L

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C_{IN}^*	Input Capacitance		6	pF	$V_{IN} = 0\text{V}$
$C_{I/O}^*$	Input/Output Capacitance		8	pF	$V_{I/O} = 0\text{V}$

* This parameter is sampled and not 100% tested.

AC Characteristics ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, for UM6116-2/-3, UM6116-2L/-3L
 $T_A = -40^\circ\text{C}$ to 85°C for UM6116-2T/-3T, UM6116-2LT/-3LT)

Symbol	Parameter	UM6116-3/-3L/ UM6116-3T/ UM6116-3LT		UM6116-2/-2L/ UM6116-2T/ UM6116-2LT		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	90	—	120	—	ns
t _{AA}	Address Access Time	—	90	—	120	ns
t _{ACS}	Chip Select Access Time	—	90	—	120	ns
t _{OE}	Output Enable to Output Valid	—	50	—	50	ns
t _{CLZ}	Chip Selection to Output in Low Z	5	—	10	—	ns
t _{OLZ}	Output Enable to Output in Low Z	5	—	10	—	ns
t _{CHZ}	Chip Deselection to Output in High Z	0	40	0	40	ns
t _{OHZ}	Output Disable to Output in High Z	0	40	0	40	ns
t _{OH}	Output Hold from Address Change	5	—	10	—	ns
WRITE CYCLE						
t _{WC}	Write Cycle Time	90	—	120	—	ns
t _{CW}	Chip Selection to End of Write	55	—	70	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{AW}	Address Valid to End of Write	80	—	85	—	ns
t _{WP}	Write Pulse Width	55	—	70	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{OHZ}	Output Disable to Output in High Z	0	40	0	40	ns

Standard
SRAM



T-46-23-12
UM6116-2/-3 Series


AC Electrical Characteristics (Continued)

Symbol	Parameter	UM6116-3/-3L UM6116-3T/ UM6116-3LT		UM6116-2/-2L UM6116-2T/ UM6116-2LT		Unit
		Min.	Max.	Min.	Max.	
t_{WHZ}	Write to Output in High Z	0	50	0	50	ns
t_{DW}	Data to Write Time Overlap	30	—	35	—	ns
t_{DH}	Data Hold from Write Time	0	—	0	—	ns
t_{OW}	Output Active from End of Write	0	—	5	—	ns


Notes: t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

Timing Waveforms


READ CYCLE 1 (1)



READ CYCLE 2 (1, 2, 4)



READ CYCLE 3 (1, 3, 4)



Notes:

1. $\overline{WE}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with $\overline{CS}$ transition Low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mv}$ from steady state. This parameter is sampled and not 100% tested.

The diagram illustrates the timing relationships for a 28C02 EPROM. The signals shown are Address, OE (Output Enable), CS (Chip Select), WE (Write Enable), DOUT (Data Output), and DIN (Data Input). Key timing parameters are labeled:

- t_{WC} : Write Cycle time, from the start of the Address pulse to the start of the next Address pulse.
- t_{WR}^2 : Write Recovery time, from the end of the Address pulse to the start of the next Address pulse.
- t_{CW}^4 : Chip Select to Write time, from the start of the CS pulse to the start of the WE pulse.
- t_{AS}^9 : Address Setup time, from the start of the Address pulse to the start of the WE pulse.
- t_{AW} : Address to Write time, from the start of the Address pulse to the start of the WE pulse.
- t_{WP}^1 : Write Pulse time, the duration of the WE pulse.
- $t_{OHZ}^{3,10}$: Output Hold time, from the end of the WE pulse to the start of the next Address pulse.
- t_{DW} : Data Write time, from the start of the WE pulse to the start of the next Address pulse.
- t_{DH} : Data Hold time, from the end of the WE pulse to the start of the next Address pulse.

**Standard
SRAM**

The timing diagram illustrates the relationship between several signals during a memory access cycle:

- ADDRESS:** A bus signal that transitions from high to low and back to high. The total duration of the low pulse is labeled t_{WC} .
- $\overline{CS}$ (Chip Select):** An active-low signal that transitions from high to low and back to high. The duration of the low pulse is labeled t_{CW} . A value of 4 is indicated near the falling edge.
- $\overline{WE}$ (Write Enable):** An active-low signal that transitions from high to low and back to high. The duration of the low pulse is labeled t_{WP} . A value of 1 is indicated near the falling edge.
- D_{OUT} (Data Output):** A bus signal that becomes valid when $\overline{CS}$ and $\overline{WE}$ are low. The time from the falling edge of $\overline{CS}$ to the start of D_{OUT} is t_{AS} . The time from the falling edge of $\overline{WE}$ to the start of D_{OUT} is t_{WHZ} . A value of 3.10 is indicated near the start of D_{OUT} .
- D_{IN} (Data Input):** A bus signal that becomes valid when $\overline{CS}$ and $\overline{WE}$ are low. The time from the falling edge of $\overline{CS}$ to the start of D_{IN} is t_{OW} . The time from the falling edge of $\overline{WE}$ to the start of D_{IN} is t_{DH} . A value of 8 is indicated near the start of D_{IN} .
- Other Parameters:**
 - t_{OH} : Output hold time, the duration D_{OUT} remains valid after $\overline{CS}$ returns to high.
 - t_{DW} : Data write time, the duration D_{IN} is valid during the write cycle.
 - Values 6 and 7 are indicated near the end of the D_{OUT} and D_{IN} signals respectively.


1. A write occurs during the overlap (tWP) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
2. tWR is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
3. During this period, I/O pins are in the output state so the input signals of opposite phase to the outputs must not be applied.
4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, outputs remain in a high impedance state.
5. $\overline{\text{OE}}$ is continuously low ($\overline{\text{OE}} = V_{\text{IL}}$).
6. D_{OUT} is the same phase of write data in this write cycle.
7. D_{OUT} is the read data of next address.
8. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. t_{AS} is measured from the address valid to the beginning of write.
10. Transition is measured ± 500 mV from steady state, this parameter is sampled and not 100% tested.



T-46-23-12
UM6116-2/-3 Series


AC Test Conditions

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1, 2



*Including scope and jig.

Figure 1. Output Load



*Including scope and jig.


Figure 2. Output Load for t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{WHZ} , and t_{OW}

Data Retention Characteristics L versions only ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ for UM6116-2L/UM6116-3L
 $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for UM6116-2LT/UM6116-3LT)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{DR}	V_{CC} for Data Retention	2.0	—	V	$\overline{CS} \geq V_{CC} - 0.2\text{V}$
I_{CCDR}	Data Retention Current	—	20	μA	$V_{CC} = 3.0\text{V}$, $\overline{CS} \geq V_{CC} - 0.2\text{V}$
t_{CDR}	Chip Deselect to Data Retention Time	0	—	ns	See Retention Waveform
t_R	Operation Recovery Time	t_{RC}^*	—	ns	

* t_{RC} = Read Cycle Time

Timing Waveform Low V_{CC} Data Retention Waveform











T-46-23-12

UM6116-2/-3 Series

Characteristic Curves



Standard
SRAM



T-46-23-12

UM6116-2 /3 Series**Ordering Information**

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Temperature Range	Package
UM6116-2	120 ns	100	0.05	0°C to 70°C	24L DIP
UM6116-3	90 ns	100	0.1	0°C to 70°C	24L DIP
UM6116M-2	120 ns	100	0.05	0°C to 70°C	24L SOP
UM6116M-3	90 ns	100	0.1	0°C to 70°C	24L SOP
UM6116K-2	120 ns	100	0.05	0°C to 70°C	24L Skinny DIP
UM6116K-3	90 ns	100	0.1	0°C to 70°C	24L Skinny DIP
UM6116-2T	120 ns	100	0.05	-40°C to 85°C	24L DIP
UM6116-3T	90 ns	100	0.1	-40°C to 85°C	24L DIP
UM6116M-2T	120 ns	100	0.05	-40°C to 85°C	24L SOP
UM6116M-3T	90 ns	100	0.1	-40°C to 85°C	24L SOP
UM6116K-2T	120 ns	100	0.05	-40°C to 85°C	24L Skinny DIP
UM6116K-3T	90 ns	100	0.1	-40°C to 85°C	24L Skinny DIP
UM6116-2L	120 ns	50	0.001	0°C to 70°C	24L DIP
UM6116-3L	90 ns	50	0.001	0°C to 70°C	24L DIP
UM6116M-2L	120 ns	50	0.001	0°C to 70°C	24L SOP
UM6116M-3L	90 ns	50	0.001	0°C to 70°C	24L SOP
UM6116K-2L	120 ns	50	0.001	0°C to 70°C	24L Skinny DIP
UM6116K-3L	90 ns	50	0.001	0°C to 70°C	24L Skinny DIP
UM6116-2LT	120 ns	50	0.001	-40°C to 85°C	24L DIP
UM6116-3LT	90 ns	50	0.001	-40°C to 85°C	24L DIP
UM6116M-2LT	120 ns	50	0.001	-40°C to 85°C	24L SOP
UM6116M-3LT	90 ns	50	0.001	-40°C to 85°C	24L SOP
UM6116K-2LT	120 ns	50	0.001	-40°C to 85°C	24L Skinny DIP
UM6116K-3LT	90 ns	50	0.001	-40°C to 85°C	24L Skinny DIP